
October 1, 1995

PRODUCT FEATURES

- Supports Pentium[™] asynchronous PCI system board designs using mobile Triton core logic
- Integrates system clocks and distribution buffers
- Operates from 5V or 3.3V supply
- Separate B1 buffer VDD supports mixed 5V/3.3V outputs
- Doze and power down low power operating modes
- 60 mA buffer switching current
- 28 Pin SSOP package for minimum board space

FREQUENCY SELECTION **S1 S0 MCLK** DOZE# = 1DOZE# = 20 0 66.66 33.3 1 33.3 0 50 0 1 60 33.3 40 1 33.3



CMOS LSI PLL FREQUENCY SYNTHESIZER APPLICATIONS

Two 3.3V operating modes support new low voltage components on the CPU bus. Operating the B1 buffer at 3.3V (B1VDD) and routing the CPU clock through B1 distributes a 3.3V signal to the CPU clock through B1 dis

Both be ers car distribute the CPU signal at 3.3V if both the consideration, he Could signal can be distributed to 8 aces with up to 2 planar loads per trace.

CONNECTION DIAGRAM OSCout 28 **OSCin** B1in 🗆 2 27 14.318 MHz VSS [3 26 B2in 24 Mhz □ 4 25 **VSS** B1out1 5 24 MCLK2 B1VDD 6 23 B2out5 B1out2 -7 22 B2out4 B1out3 8 21 B2out3 TS# 9 20 B2out2 S1 -10 19 B2out1 S0 11 18 14.318 MHz **AVSS** 12 17 **VDD** LF1 13 16 DOZE# **AVDD** 14 15 LF2

^{*}This feature added on product Revision C.

IMISC493

SYSTEM CLOCK CHIP

October 1, 1995

CMOS LSI PLL FREQUENCY SYNTHESIZER

PIN DESCRIPTION

OSCin OSCout- These pins form an on-chip reference oscillator when connected to terminals of an external parallel resonant crystal (nominally 14.318 MHz). OSCin may also serve as input for an externally generated reference signal.

S0 and S1- Standard frequency select inputs. These inputs control the high speed MCLK, frequency selection. All these inputs have internal pull-ups. MCLK switches smoothly to changes in these inputs.

The output frequency selection is shown on page 1.

MCLK2 - Master clock output. Programmable output frequencies can be selected using S0-S1 inputs.

DOZE# - DOZE control pin. When DOZE# is high, the clock chip operates in the standard mode. When this pin goes low, output frequencies are switched to the preprogrammed DOZE frequencies. Switching to DOZI frequencies occurs smoothly to allow tracking by CPL internal PLL. This pin has an internal pull-up.

B1in and B2in - On-chip buffer inputs. These are CM inputs that switch at VDD/2. These pins hat wernal pull-up.

B1out - Buffered outputs of B1 bu or. Sv coin, current and output high level voltage coil and by 1VDD. B1out1 is connected to two one alls.

B2out - Buffered outputs of B2 buffer. Switching current and output high level controlled by VDD.

24 MHz - SIO clock output.

TS# - Logic low on this input istate all PLL outputs if S1=S0 = logic high. PLL' are seed to reduce power and all circuitry is reserved. Other state of in and S0 put circuit in a test mode of his pin has an armal pull-up.

14.318 MHz- ...318 MHz out, it. Buffered output from on-chip ref ence oscillator or externally provided reference.

LF1 and LF2 - ese ethe phase detector outputs for the clock general. They are single-ended, tristate output for use as loop error signal. A 0.1uF capacitor to bound hould be connected from this pin to form the loop filter. To bunding LF puts PLL in low power mode.

VSS- Direcuit ground

Positive power supply

AVDD- Analog positive power supply

AVSS- Analog circuit ground

B1VDD - 3.3V/5V logic level control for B1 buffer. B1VDD cannot be greater than VDD.

IMISC493

SYSTEM CLOCK CHIP

October 1, 1995

CMOS LSI PLL FREQUENCY SYNTHESIZER

MAXIMUM RATINGS

Voltage Relative to VSS -.03 to 6V Voltage Relative to VDD 0.3V Ambient Temperature: -0° C to + 70° C -65°C to +150°C

Storage Temperature:

Recommended Operating Range 3V - 6V

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions of buld be taken to avoid application of any voltage ...gher than the maximum rated voltages to this ci. it. For proper operation, Vin and Vout should be nstand to the range:

V つ<(Vin or \ut)< \ 」D

Unused inputs ,u, always be , ,o an appropriate logic voltage level (ei、 r VSS or √DD).

ELECTRICAL CHARACTERISTICS						
Characteristic	Symbol	Min	Тур	Max	b. s	nditions
Input Low Voltage	VIL	-	-	า.8	Vdc	
Input High Voltage	VIH	2.0	-	-	√dc	TS#, DOZE#, and S0-S1 Inputs
Input High Voltage	VIH	0.7VDI				B1in and B2in Inputs
Input Low Current with Pull up or Pull-down	IIL			5 ±50	uA	OE, S0-S1 Inputs
Input High Current with Pull-up or Pull-down			-	5 ±50	uA	OE, S0-S1 Inputs
IOL = 12 mA Output Low Volt ge IOL = 6m	OL	-	-	0.4	Vdc	B1out1 All Other Outputs
IOH = 12 m/ Output High Vol re IOH=6mA	voн	2.4	-	-	Vdc	B1out1 All Other Outputs
Tri-State Leakage Current	IOZ	-	-	10	uA	LF1 and LF2
Dynamic Supply Current	ICC	-	-	30*	mA	MCLK2 = 50 MHz
Short Circuit Current	ICC(PD)	-	-	-	μА	TS# = low, S1=S0= High
Short Circuit Current	ISC	25	-	-	mA	
					VDD = E	31VDD = 3.3v <u>+</u> 10% TA = 0°C to +70°C


October 1, 1995

CMOS LSI PLL FREQUENCY SYNTHESIZER

SWITCHING CHARACTERISTICS						
Characteristic	Symbol	Min	Тур	Max	Units	Conditions
Output Rise (0.8V - 2.0V) and Fall (2.0V-0.8V) time All Outputs	tTLH, tTHL	-	-	1.5*	ns	15 pf Load
Output Duty Cycle		45	50	55	%	Measured at 1.5V
Buffer Propagation Delay	tPLH,	-	4.7*	-	- ns 15 or Load Measured	
Bin to Bout	tPHL					
Buffer out Skew	tSKEW	-	-	250	ps	15 Load Mr. sured at 1.5V
All B1 and B2 Buffer Outputs						B1in = ^2in, ' _D = 5V, B1VDD = 3.3V
ΔPeriod Adjacent Cycles MCLK2	ΔΡ	-	±200	-	ps	-
Jitter Absolute MCLK2	t jab	-	±200		ps	-
Input Rise/Fall Time S0-S1		-	-	2	us	-
Switching Current Low:	IOL (AC)	-	60**	- mA VOL = 1.		VOL = 1.5V
Switching Current High:	IOH (AC)	-	50**	-	.A	VOL = 1.5V
				VP") = B1VD[D = 3.3V <u>+</u> 10%, TA = 0°C to 70°C

^{*} For VDD = + 5V + 10% operation only.

^{**} IOL (AC) and IOH (AC) are reduced by 45% if \ D (B2 But) or \ B1VDD (B1 Buffer) = + 3.3V. B1out1 supplies twice the current of other outputs.




October 1, 1995 CMOS LSI
PLL FREQUENCY SYNTHESIZER

APPLICATION SUGGESTION

NOTE 1: Connect analog ground (AVSS) to PC Board ground through one point only.


NOTE 2: Caps connected to pins 6, 14, and 17 should be as close as possible to their VDD pins.

NOTE 3: If VDD at clock generator ramps up more than 100 MV DC within a 5 us time period (from turning disk drive off, etc.). The values of the DVDD and AVDD filter components should be increased.



October 1, 1995

CMOS LSI PLL FREQUENCY SYNTHESIZER




NOTES

- 1) Power supply bypass cap $(0.1\mu\text{F})$ must be positioned close to VDD pins to be effective.
- 2) LF caps must be low leakage, such as multilayer ceramic Z5U or X7r material.

October 1, 1995

CMOS LSI PLL FREQUENCY SYNTHESIZER

PACKAGE DRAWING AND DIMENSIONS



28 PIN SSOP OUTLINE DIMENSIONS							
	MIL	LIMETER	RS	INCHES			
SYMBOL	MIN	NOM	MAX	MIN	MC	MAX	
Α	0.08	0.073	ſ 78	7/	1.8	.99	
A ₁	0.002	0.005	0.008	0.00	0.1	0.21	
A2	0.066	08	L 70	1.68	1.73	1.78	
В	0.010	0.012	0.01ະ	0.25	0.30	0.38	
С	ر 0.0	0.00	0.009	υ.13	0.15	0.22	
D	0 7	.402	0 407	10.0 7	10.2 0	10.33	
E	0.205	30,	0.212	5.20	5.30	5.38	
е	0.	0256 BSC		0.65 BSC			
	7.301`	0.307	0.311	7.65	7.80	7.90	
а	0	4°	8°	0°	4°	8°	
L	0.022	0.030	0.037	0.55	0.75	0.95	

		ORD	PI S IN	FORMATION
Part Number	Package Type			Production Flow
IMISC493xYB	28 Pin SSOP		Commercial,	0°C to + 70°C

NOTE: The "x" following the IMI Device fur for denote the device revision. The ordering part number is formed by a combination of device number, device revision package vie, and seening as shown below.

Marking: Example: MI SC493xYB Pate Code

IMISC493xYB

| Flow B = Commercial, 0°C to + 70° C Package Y = SSOP Revision IMI Device Number