February 1996 Preliminary CMOS LSI PLL FREQUENCY SYNTHESIZER

PRODUCT FEATURES

- Supports Pentium™ asynchronous PCI system board designs
- Integrates system clocks and distribution buffers
- Operates from 5V or 3.3V supply
- Separate B1 buffer VDD supports mixed 5V/3.3V outputs
- Doze and 100μA power down low power operating modes
- 60 mA buffer switching current
- 28 Pin SSOP package for minimum board space

PRODUCT DESCRIPTION

The IMISC492 provides the clocks and the low skew distribution buffers required to drive the Pentium™ CPU and PCI busses. The doze control supports green PC applications by smoothly transitioning the CPU clock to it's minimum operating frequency. Power down and output tristate are rovided by the TS# input. Large buffer drive is provided to handle multiple loads.

FREQUENCY TABLE								
	MCL	_K2						
0	DOZE# = 1	DOZE# = 0						
0	66.6	33.3						
	50	33.3						
	60	33.3						
1	40	33.3						

XI XO LF1 S0	OCK D
S1_DOZE#TS#	PLL1 TS PLL2 B1VDD
B2in VDD	. B2 7 8 B2001

OSCout	CONN	IECTION	DIA	GRAM
B1out2	OSCout VDD VSS 33.3 Mhz B1out1 B1VDD B1out2 B1out3 S1 S1 S0 AVSS LF1	1 2 3 4 5 6 7 8 9 10 11 12	28 27 26 25 24 23 22 21 20 19 18 17	OSCin 14.318 Mhz B2in VSS MCLK2 B2out5 B2out4 B2out3 B2out2 B2out1 14.318 Mhz VDD DOZE#

IMISC492

SYSTEM CLOCK CHIP

February 1996 Preliminary CMOS LSI PLL FREQUENCY SYNTHESIZER

PIN DESCRIPTION

OSCin, OSCout - These pins form an on-chip reference oscillator when conected to terminals of an external parallel resonant crystal (nominally 14.318 Mhz). OSCin may also serve as input for an externally generated reference signal.

S0 and **S1** - Standard frequency select inputs. These inputs control the high speed MCLK frequency selection. All these inputs have internal pull-ups. MCLK switches smoothly to changes in these inputs.

The output frequency selection is shown on page 1.

MCLK2 - aster clock output. Programmable output frequencies can be selected using S0-S1 inputs.

DOZE# - DOZE control pin. When DOZE# is clock chip oeprates in the standard moze with goes low output frequencies are evitor preprogrammed DOZE frequencies occurs smoothly to internal PLL. This pin has an in

B2in - ON-chip buffer input. This switches at VDD/2. This pin has

B1out - Buffered outputs of B1 bt and output high level voltage continuous.

B2out - Buffered outputs of B2 buffer. Switching current and output high level controlled by VDD.

33 Mhz - PCI Clock Output

TS# - Logic low on this input tristates all clock and B1 buffer outputs if S1 = S0 = logic high. PLL's and OSC are stopped to reduce power and all circuitry is reset. Other states of S1 and S0 put circuit in a test mode. This pin has an internall pull-up.

F as log are the phase detector outputs for they are single-ended, tristate output gnal. A 0.1 μF capcaitor to ground from this pin to form the loop filter.

Lin low power mode.

luit 🚛 ınd

e wer supply.

V - Analog circuit ground.

AVDD - Analog positive power suppy.

B1VDD - 3.3v/5V logic level control for B1 buffer.

MAXIMUM RATINGS

Voltage Relative to VSS: -0.3V to 6V Voltage Relative to VDD: 0.3V Storage Temperature: -65 °C to +150 °C Ambient Temperature: -55 °C to +125 °C Recommended Operating Range: 3V-6V

This device contains circuitry to protect the inputs against damage due to high static voltages or electric filed; hodwever, precautions should be taken to avoid application of any vltage higher than the maximum rated voltages to this circuit. For proper operation, Vin any Vout should be constrained to the range:

VSS < (Vin or Vout) < VDD

Unused inputs must always be tied to an appropriate logic voltage level (either VSS or VDD).

IMISC492

SYSTEM CLOCK CHIP

February 1996 Preliminary

CMOS LSI PLL FREQUENCY SYNTHESIZER

ELECTRICAL CHARACTERISTICS						
Characteristic	Symbol	Min	Тур	Max	Units	Conditions
Input Low Voltage	V _{IL}	-	-	0.8	Vdc	-
Input High Voltage	V _{IH}	2.0	-	-	Vdc	TS#, DOZE#, and S0-S1 Inputs
Input High Voltage	V _{IH}	0.7VDD	-	-	Vdc	B1in and B2in Inputs
Input Low Current	I _{IL}	-	-	5	μΑ	TS#, B1in and B2in, DOZE#, and
With Pull-up or Pull-down				<u>+</u> 50		S0-S2 Inputs
Input High current With	I _{IH}	-	-	5	μΑ	TS#, B1in and B2in, DOZE#, and
Pull-up or Pull-down				<u>+</u> 50		S0-S2 Inputs
Output Low Voltage	V _{OL}	-	-	0.4	Vdc	All Outputs
IOH=6mA						
Output High Voltage	V _{OH}	2.4	-	-		Outputs
IOH=6mA						
Tri-State leakage Current	l _{oz}	-			μΑ	and LF2
Dynamic Supply Current	I _{cc}	- 🥖		3	A	K2 = 50 Mhz
Static Supply Current	I _{CC} (PD)				/	T = Low, S1 = S0 = High
Short Circuit Current					ıΑ	-
					/L	: + . v to +5.5V, TA = 0°C to + 70°C

*For VDD = 5V + 10% operation &

				F	ASTICS	S
Characteristic			yp	Max	Units	Conditions
Output Rise (0.8V - 2.0V) and Fall (2.0V-0.8V) time All Outputs			-	1.5*	ns	15 pf Load
Output Duty cycle		-	45*	-	%	Measured at 1.5V
MCLK2 to B1out Propagation Delay	t _{PHLH1} , t _{PHL1}	-	3.0*	-	ns	15pf Load Measured at 1.5V
B2Buffer Propagation Delay Bin to Bout	t _{PLH2} , t _{PHL2}	-	4.7*	1	ns	15 pf load Measured at 1.5V
Buffer out Skew All B1 and B2 Buffer Outputs	t _{SKEW}	-	1	250	ps	15 pf Load Measured at 1.5V B1in = B2in
ΔPeriod Adjacent cycles MCLK2	ΔΡ	-	<u>+</u> 200	-	ps	-
Jitter Absolute MCLK2	T _{jab}	-	<u>+</u> 200	-	ps	-
Input Rise/Fall Time S0-S1		-	1	2	μs	-
Switching Current Low	I _{OL} (AC)*	-	60*	-	mA	VOL = 1.5V
Switching Current High	I _{OH} (AC)*	-	50*	-	mA	VOL = 1.5V
$VDD = +3.1V \text{ to } +5.5V, TA = 0 \circ C \text{ to } +70 \circ C$						

IMISC492

SYSTEM CLOCK CHIP


February 1996 Preliminary

CMOS LSI PLL FREQUENCY SYNTHESIZER

OSCILLATOR CHARACTERISTICS							
Characteristic	Symbol	Min	Тур	Max	Units	Conditions	
Transconductance	g _m	20	330	-	millimhos	@ 14.3 Mhz	
Output Impedance	Z _o	-	200	800	ohms	@ 14.3 Mhz	
Input Capacitance	Ci	8	13	18	pf	-	
Output Capacitance	Со	3	6	9	pf	-	
DC Bias Voltage	V _B	-	VDD/2	-		-	
Start-up Time	ts	-	-	10		@ 14.3 Mhz	
Input Rise Time OSCin	ICLKr	-		2	ıs	-	
Input Fall Time OSCout	ICLKf	-		2	s	-	
$D_{=} +3.1 \text{V to } +5.5 \text{V}$, TA = 0°C to 70° C							

Rev. 1.0

February 1996 Preliminary CMOS LSI PLL FREQUENCY SYNTHESIZER



NOTES

- LF cap must be connected to AVSS pin, not ground plane. Its connection should not be in the path of current flow from AVSS to GRD.
- 2) Power supply bypass cap (0.1uF) must be positioned close to VDD pins to be effective.
- 3) Topy layer traces and filtering to AVDD/AGRD separated from traces to VDD/VSS produce the best performance for IMI clock generators.
- 4) LF caps must be low leakage, such as multilayer ceramic Z5U or X7R material.
- 5) Pin 6 connection changes when mixed 5V/3.3V operation is required.


February 1996 Preliminary CMOS LSI PLL FREQUENCY SYNTHESIZER

APPLICATION SUGGESTION

- NOTE 1: Connect Analog Ground to digital Ground through one pont only on PC board.
- NOTE 2: Caps connected to pins 6, 14, and 17 should be close to their pins.
- NOTE 3: Caps on pins 13 and 15 should be connected to AVSS independent of the trace between AVSS and

system ground.

NOTE 4: If VDD at clock generator ramps up more than 100MV DC within a 5 US time period (from turning disk drive off, etc.), the values of the DVDD and AVDD filter components should be increased.



February 1996 Preliminary CMOS LSI PLL FREQUENCY SYNTHESIZER

PACKAGE DRAWING AND DIMENSIONS



		NG INFORMATION		
Part Number	Packag e	Production Flow		
IMISC492xXB	28 PIN SSEP	Commerical, 0°C to + 70°C		

NOTE: The "x" following the IMI Device Number denotes the device revision. The ordering part number is formed by a combination of device number, device revision, package style, and screening as shown below.

Marking: IMI

SC492xYB Date Code Lot #



