

May 29, 1996

CMOS LSI
PLL FREQUENCY SYNTHESIZER

PRODUCT FEATURES

- Supports Pentium™ system boards with onboard audio peripherals
- Supports synch/semisynchronous PCI bus
- Operates from 5V or 3.3V supply
- Separate CPU clock buffer VDD supports mixed 5V/3.3V outputs
- 60 mA buffer switching current
- Tristate, synch stop clock, and power down modes
- 34 Pin SSOP package for minimum board space

FREQUENCY TABLE


S2	S1	S0	CPU	PCI
0	0	0	55	27.6
0	0	1	66.6	33.3
0	1	0	50	25
0	1	1	60	30
1	0	0	5	33.3*
1	0	1	EXT	EXT/2
1	1	0	TS	TS
1	1	1	SL	SL

*Operates only at VDD = 5V

AUDIO/PERIPHERAL CLOCKS

S4	S3	F1	F2	F3
0	0	14.3	12.28	40
0	1	14.3	11.28	40
1	0	48	24	40
1	1	14.3	8.19	40

BLOCK DIAGRAM



CONNECTION DIAGRAM

S4	1	34	14.3MHz/EXT
F2	2	33	VDD
F1	3	32	XOUT
VSS	4	31	XIN
F3	5	30	VSS
CPU1	6	29	PCI6
CPU2	7	28	PCI5
CPU3	8	27	PCI4
CPUVDD	9	26	14.3 MHz
CPU4	10	25	PCI3
CPU5	11	24	PCI2
VDD	12	23	PCI1
AVSS	13	22	VDD
LF1	14	21	S0
LF2	15	20	S1
LF3	16	19	S2
AVDD	17	18	S3

APPLICATIONS

Pentium™ Systems with multimedia audio capability integrated on the system board.

May 29, 1996

CMOS LSI
PLL FREQUENCY SYNTHESIZER**PIN DESCRIPTION**

Xin, Xout - These pins form an on-chip reference oscillator when connected to terminals of an external parallel resonant crystal (nominally 14.318 MHz). Xin may also serve as input for an externally generated reference signal.

S0, S1, and S2 - Standard frequency select inputs. These inputs control the high speed CPU and PCI clock frequency selection. These inputs have internal pull-ups. The output frequency selection is shown on page 1. Selecting the SL (Synchronous Low) state in the frequency table causes the CPU and PCI outputs to remain low after their next regular transition to the low state. Changing from the SL state to a frequency selection state causes the clocks to start after a 3 ms delay to allow for PLL locking. The clocks start at their next simultaneous positive transition. Selecting the tristate causes all CPU, PCI and fixed outputs to enter the tristate condition and the PLLs and Oscillators to stop dissipating power. In the EXT mode an externally generated frequency inserted into the 14.3 MHz/EXT Pin is distributed. As shown in the Frequency Select Table.

CPU - Master clock output for CPU frequency generation. Programmable output frequencies can be selected using S0, S1, and S2 inputs as shown on page 1. CPU4 and CPU 5 have double strength drive capability. CPU 1, 2, and 3 have normal drive capability.

PCI - Multiple PCI clock outputs from the PCI clock distribution buffer. Programmable output frequencies are determined by the S0, S1, and S2 inputs as shown

on page 1. These clocks are derived from the same PLL as the CPU clock outputs.

14.3 MHz - Buffered output of on-chip reference oscillator or externally supplied reference frequency.

14.3 MHz/EXT - Second oscillator output. Becomes CLK input when EXT mode is selected.

S3 and S4 - Frequency select inputs for clock outputs F1, F2, and F3. These inputs have internal pull-ups to VDD.

F1, F2, and F3 - Frequency outputs for audio, V.S.B, SCART, and SIO. Frequencies selected by S3 and S4 are shown on page 1.

LF1, LF2, LF3 - These are the loop filter outputs for the clock generators. A 0.1 uF capacitor should be connected from this pin to the AVSS pin to form the loop filter. Grounding LF stops the PLL and reduces power dissipation.

VSS - Circuit Digital ground.

VDD - Circuit digital positive power supply.

AVSS - Analog circuit positive power supply.

AVDD - Analog circuit positive power supply.

CPUVDD - 3.3V/5V logic level control for ECPU and CPU outputs. Voltage cannot be greater than VDD.

May 29, 1996

CMOS LSI
PLL FREQUENCY SYNTHESIZER

MAXIMUM RATINGS

Voltage Relative to VSS: -0.3V to 6V
Voltage Relative to VDD: 0.3V
Storage Temperature: -65°C to +150°C
Ambient Temperature: -55°C to +125°C
Recommended Operating Range: 3V -6V

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, Vin and Vout should be constrained to the range:

$$VSS < (V_{in} \text{ or } V_{out}) < VDD$$

Unused inputs must always be tied to an appropriate logic voltage level, either VSS or VDD).

ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Min	Typ	Max	Units	Conditions
Input Low Voltage	VIL	-	-	0.8	Vdc	-
Input High Voltage	VIH	2.0	-	-	Vdc	-
Input High Current with Pull-up or Pull-down	IIH			5	μA	S0-S4 Inputs
Input Low Current with Pull-up or Pull-down	IIL			±50		S0-S4 Inputs
Output Low Voltage	VOL	IOL = 12 mA IOL = 6mA		0.4	Vdc	CPU 1, 2, and 3 Outputs
						All Other Outputs
Output High Voltage	VOH	IOH = 12 mA IOH = 4mA	2.4	-	Vdc	CPU 1, 2, and 3 Outputs
						All Other Outputs
Tri-State leakage Current	I _{OZ}	-	-	10	μA	LF1, LF2, and LF3
Dynamic Supply Current	Icc	-	TBD		mA	CPU = 66.6 MHz, PCI = 33 MHz
Static Supply Current	Icc (PD)	-	TBD	-	μA	-
Short Circuit Current	ISC	25	-	-	mA	-

B1 VDD = 3.3 volts, VDD = 5volts +/- 10% TA = 0°C to +70°C

May 29, 1996

CMOS LSI
PLL FREQUENCY SYNTHESIZER

SWITCHING CHARACTERISTICS


Characteristic	Symbol	Min	Typ	Max	Units	Conditions
Output Rise (0.8V - 2.0V) and Fall (2.0V-0.8V) time All Outputs	t _{TLH} , t _{THL}	-	-	1.5*	ns	15 pf Load
Output Duty Cycle	-	45	50/50	55	%	Measured at 1.5V
CPU to PCI Propagation Delay	t _{PLH2} , t _{PHL2}	0	2	4	ns	15 pf Load Measured at 1.5V
Buffer out Skew All CPU and PCI Buffer Outputs	t _{SKEW}	-	-	250	ps	15 pf Load Measured at 1.5V B1in = B2in
ΔPeriod Adjacent Cycles CPU	ΔP	-	±200	-	ps	-
Jitter Absolute CPU	t _{jab}	-	-	200	ps	-
Input Rise/Fall Time S0-S4			-	2	μs	-
Switching Current Low	I _{OL} (AC)	-	20 ----- 60	-	mA	CPU 1, 2, and 3 Outputs @VOL = 1.5V All Other Outputs
Switching Current High	I _{OH} (AC)	-	28 ----- 50	-	mA	CPU 1, 2, and 3 Outputs @VOL = 1.5V All Other Outputs

B1 VDD = 3.3 Volts VDD = 5 volts +/- 10% TA = 0°C to 70° C

May 29, 1996

CMOS LSI
PLL FREQUENCY SYNTHESIZER

PCB LAYOUT SUGGESTION




NOTES

- NOTES:
1. LF CAP MUST BE CONNECTED TO AVSS PIN, NOT GROUND PLANE. IT'S CONNECTION SHOULD NOT BE IN PATH OF CURRENT FLOW FROM AVSS TO GRD.
 2. POWER SUPPLY BYPASS CAPS (0.1UF) MUST BE POSITIONED CLOSE TO VDD PINS TO BE EFFECTIVE.
 3. TOP LAYER TRACES AND FILTERING TO AVDD / AGRD SEPARATED FROM TRACES TO VDD /VSS PRODUCE BEST PERFORMANCE FOR IMI CLOCK GENERATORS.
 4. LF CAPS MUST BE LOW LEAKAGE SUCH AS MULTILAYER CERAMIC Z5U OR X7R MATERIAL.
 5. PIN 9 CONNECTION CHANGES WHEN MIXED 5V/3.3V OPERATION IS NOT DESIRED.

May 29, 1996

CMOS LSI
PLL FREQUENCY SYNTHESIZER

PACKAGE DRAWING AND DIMENSIONS



34 PIN SSOP OUTLINE DIMENSIONS

SYMBOL	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.97	0.101	0.104	2.46	2.56	2.64
A ₁	0.003	0.009	0.0115	0.127	0.22	0.29
A ₂	0.090	0.092	0.094	2.29	2.34	2.39
C	0.014	0.01	0.019	0.35	0.41	0.48
D	0.701	0.706	0.711	17.81	17.93	18.06
E	0.292	0.296	0.299	7.42	7.52	7.59
e	0.040 BSC			1.016 BSC		
H	0.400	0.406	0.410	10.16	10.31	10.41
a	0.10	0.013	0.016	0.25	0.33	0.41
L	0.024	0.032	0.040	0.61	0.81	1.02
a	0°	4°	8°	0°	4°	8°
X	0.085	0.093	0.100	2.16	2.36	2.54

ORDERING INFORMATION

Part Number	Package Type	Production Flow
IMISC481DYB	34 PIN SSOP	Commercial, 0°C to +70°C

Note: The ordering part number is formed by a combination of device number, device revision, package style, and screening as shown below.

Marking: Example: IMI
C481DYB
Date Code, Lot #

IMI C481DYB
 IMI — Device Number
 C — Flow
 B = Commercial, 0°C to + 70°C
 Y — Package
 Y = SSOP
 B — Revision