

## HIGH-SPEED 3.3V 32K x 16 SYNCHRONOUS DUAL-PORT STATIC RAM


# PRELIMINARY IDT70V927S/L

#### **Features**

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
  - Commercial: 25/30ns
- Low-power operation
  - IDT70V927S Active: 550mW (typ.) Standby: 3.3mW (typ.)
  - IDT70V927L Active: 550mW (typ.) Standby: 660mW (typ.)
- Flow-Through output mode
- Counter enable and reset features
- Dual chip enables allow for depth expansion without additional logic

- Full synchronous operation on both ports
  - 4ns setup to clock and 1ns hold on all control, data, and address inputs
  - Data input, address, and control registers
  - Fast 25ns clock to data out
  - Self-timed write allows fast cycle time
  - 30ns cycle time, 33MHz operation
- Separate upper-byte and lower-byte controls for multiplexed bus and bus matching compatibility
- LVTTL- compatible, single 3.3V (±0.3V) power supply
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Available in a 128 pin Thin Quad Flatpack

## **Functional Block Diagram**



SEPTEMBER 1999


©1999 Integrated Device Technology, Inc.

#### **Description**

The IDT70V927 is a high-speed 32K x 16 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT70V927 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by  $\overline{\text{CE}}\text{o}$  and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 550mW of power.

#### Pin configurations<sup>(1,2,3)</sup>



- 1. All Vcc pins must be connected to power supply.
- All GND pins must be connected to ground supply.
- 3. Package body is approximately 14mm x 20mm x 1.4mm.
- This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

#### **Pin Names**

Left Port	Right Port	Names
Œ0L, CE1L	Œor, CE1R	Chip Enables
$R/\overline{W}L$	R/WR	Read/Write Enable
ŌĒL	<del>OE</del> R	Output Enable
A0L - A14L	A0R - A14R	Address
I/O0L - I/O15L	I/Oor - I/O15R	Data Input/Output
CLKL	CLKR	Clock
ŪB∟	ŪB̄R	Upper Byte Select
<u>∏</u> L	<u>IB</u> <sub>R</sub>	Lower Byte Select
ĀDS <sub>L</sub>	<del>ADS</del> <sub>R</sub>	Address Strobe
CNTENL	<u>CNTEN</u> R	Counter Enable
CNTRSTL	CNTRST <sub>R</sub>	Counter Reset
V	cc	Power
G	ND	Ground

3749 tbl 01

## **Truth Table I—Read/Write and Enable Control**(1,2,3)

ŌĒ	CLK	Œ0	CE1	ŪB	ĪΒ	R/W	Upper Byte I/O <sub>8-15</sub>	Lower Byte I/O <sub>0-7</sub>	Mode
Х	1	Н	Х	Х	Х	Х	High-Z	High-Z	Deselected—Power Down
Х	<b>↑</b>	Х	L	Х	Х	Х	High-Z	High-Z	Deselected—Power Down
Х	1	L	Н	Н	Н	Х	High-Z	High-Z	Both Bytes Deselected
Х	1	L	Н	L	Н	L	DIN	High-Z	Write to Upper Byte Only
Х	1	L	Н	Н	L	L	High-Z	Din	Write to Lower Byte Only
Х	1	L	Н	L	L	L	DIN	Din	Write to Both Bytes
L	1	L	Н	L	Н	Н	<b>D</b> оит	High-Z	Read Upper Byte Only
L	1	ш	Η	Н	L	Н	High-Z	<b>D</b> ouт	Read Lower Byte Only
L	1	L	Н	L	L	Н	<b>D</b> оит	<b>D</b> оит	Read Both Bytes
Н	Χ	L	Н	L	L	Χ	High-Z	High-Z	Outputs Disabled

NOTES:

1. "H" = V<sub>IH</sub>, "L" = V<sub>IL</sub>, "X" = Don't Care. 2. <u>ADS</u>, <u>CNTEN</u>, <u>CNTRST</u> = X.

- 3.  $\overline{\mathsf{OE}}$  is an asynchronous input signal.

3749 tbl 03

#### Truth Table II—Address Counter Control<sup>(1,2)</sup>

Address	Previous Address	CLK	ĀDS	CNTEN	CNTRST	1/0	Mode	
Х	Х	1	Н	Н	L	D⊮O(0) Counter Reset to Address 0		
An	Х	1	L <sup>(3)</sup>	Н	Н	DVO(n)	External Address Utilized	
Х	An	1	Н	Н	Н	DVO(n)	External Address Blocked—Counter Disabled	
Х	An	1	Н	L <sup>(4)</sup>	Н	Dvo(n+1)	Counter Enable—Internal Address Generation	

NOTES:

. "H" = VIH, "L" = VIL, "X" = Don't Care.

- 2.  $\overline{CE}_0$ ,  $\overline{LB}$ ,  $\overline{UB}$ , and  $\overline{OE}$  = V<sub>IL</sub>; CE<sub>1</sub> and R/ $\overline{W}$  = V<sub>IH</sub>.
- 3. ADS is independent of all other signals including CE0, CE1, UB and LB.
- 4. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other signals including CEo, CE1, UB and LB.

# Recommended Operating Temperature and Supply Voltage<sup>(1,2)</sup>

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 0.3V
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 0.3V
			3749 tbl 04

#### NOTES:

- 1. This is the parameter TA.
- Industrial temperature: for specific speeds, packages and powers contact your sales office.

## **Recommended DC Operating Conditions**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	٧
GND	Ground	0	0	0	٧
VIH	Input High Voltage	2.2		Vcc + 0.3V	٧
VIL	Input Low Voltage	-0.3 <sup>(2)</sup>	_	0.8	V

3749 tbl 05

#### NOTES:

- 1. VTERM must not exceed Vcc + 0.3V.
- 2.  $VIL \ge -1.5V$  for pulse width less than 10ns.

## **Absolute Maximum Ratings**(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	٧
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	°C
Іоит	DC Output Current	50	mA

#### NOTES:

3749 tbl 06

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 0.3V.

Capacitance<sup>(1)</sup> (TA = +25°C, f = 1.0MHz)

	Symbol	Parameter	Parameter Conditions <sup>(2)</sup>		Unit
	Cin	Input Capacitance	VIN = 3dV	9	pF
ſ	Соит <sup>(3)</sup>	Output Capacitance	Vout = 3dV	10	pF

3749 tbl 07

- These parameters are determined by device characterization, but are not production tested
- 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
- 3. Cout also references CI/O.

#### DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Vcc = 3.3V ± 0.3V)

			70V927S		70V:		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
lu	Input Leakage Current <sup>(1)</sup>	Vcc = 3.3V, ViN = 0V to Vcc	_	10		5	μΑ
LO	Output Leakage Current	$\overline{\overline{\text{CE}}}_0$ = ViH or CE1 = ViL, VouT = 0V to Vcc	_	10	ı	5	μΑ
Vol	Output Low Voltage	IoL = +4mA	_	0.4	-	0.4	V
Vон	Output High Voltage	IOH = -4mA	2.4	_	2.4	_	V

3749 tbl 08

1. At Vcc < 2.0V input leakages are undefined.

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(6,7)</sup> ( $Vcc = 3.3V \pm 0.3V$ )

					70V92 Com'l		70V92 Com'l		
Symbol	Parameter	Test Condition	Versi	on	Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	Unit
ICC	Dynamic Operating Current	CEL and CER= VIL Outputs Open	COM'L	S L	120 120	220 185	110 110	210 175	mA
	(Both Ports Active)	$f = f_{MAX}^{(1)}$	IND	S L		_		_	
ISB1	Standby Current (Both Ports - TTL	$\overline{CEL} = \overline{CER} = VIH$ $f = fMAX^{(1)}$	COM'L	S L	30 30	50 40	30 30	50 40	mA
	Level Inputs)		IND	S L				_ _	
ISB2	(One Port - TTL $\overline{CE}$ "B" = VH(3)	Port - TTL $\overline{CE}$ "B" = VH <sup>(3)</sup>	COM'L	S L	90 90	130 115	80 80	120 105	mA
	Level Inputs)		IND	S L	_	_		_	
ISB3	Full Standby Current (Both Ports -	Both Ports $\overline{CE}R$ and $\overline{CE}L \ge Vcc - 0.2V$	COM'L	S L	1.0 0.2	5 3	1.0 0.2	5 3	mA
		$VN \ge VCC - 0.2V \text{ or } VN \le 0.2V, f = 0^{(2)}$	IND	S L				_ _	
ISB4 Full Standby Current (One Port -	$\overline{CE}$ "B" $\geq VCC - 0.2V^{(5)}$	COM'L	S L	80 80	125 110	70 70	115 100	mA	
	CMOS Level Inputs)	$V \mathbb{N} \ge \overline{V} \mathbb{C} C - 0.2 V$ or $V \mathbb{N} \le 0.2 V$ , Active Port Outputs Open, $f = f_M A X^{(1)}$	IND	S L	_	_ _		_	

- 3749 tbl 09
- At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcvc, using "AC TEST CONDITIONS" at input levels of GND to 3V
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. Vcc = 3.3V,  $TA = 25^{\circ}C$  for Typ, and are not production tested.  $Icc \ Dc(f=0) = 90 \text{mA}$  (Typ).
- 5.  $\overline{CE}x = V_{IL} \text{ means } \overline{CE}_{0X} = V_{IL} \text{ and } CE_{1X} = V_{IH}$ 
  - $\overline{CE}x = VIH \text{ means } \overline{CE}0x = VIH \text{ or } CE1x = VIL$
  - $\overline{\text{CE}} x \le 0.2 \text{V}$  means  $\overline{\text{CE}}_0 x \le 0.2 \text{V}$  and  $\text{CE}_1 x \ge \text{Vcc} 0.2 \text{V}$
  - $\overline{CE}x \ge Vcc 0.2V$  means  $\overline{CE}ox \ge Vcc 0.2V$  or  $CE1x \le 0.2V$
  - "X" represents "L" for left port or "R" for right port.
- 6. 'X' in part numbers indicate power rating (S or L).
- 7. Industrial temperature: for specific speeds, packages and powers contact your sales office.

NOTE:

#### **AC Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1,2 and 3

3749 tbl 10




Figure 1. AC Output Test load.

Figure 2. Output Test Load (For tcklz, tckHz, tolz, and toHz). \*Including scope and jig.




Figure 3. Typical Output Derating (Lumped Capacitive Load).

# AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing) $^{(2,3,4)}$ (Vcc = 3.3V ± 0.3, TA = 0°C to +70°C)

	and write Cycle Tilling).	70V9	27X25 I Only	70V9	27X30 I Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tcYC1	Clock Cycle Time (Flow-Through) <sup>(2)</sup>	30		35		ns
tCH1	Clock High Time (Flow-Through) <sup>(2)</sup>	12		12		ns
tCL1	Clock Low Time (Flow-Through) <sup>(2)</sup>	12		12		ns
tr	Clock Rise Time		3		3	ns
tr	Clock Fall Time		3		3	ns
tsa	Address Setup Time	4		4		ns
tha	Address Hold Time	1		1		ns
tsc	Chip Enable Setup Time	4		4	_	ns
thc	Chip Enable Hold Time	1		1		ns
tsB	Byte Enable Setup Time	4		4		ns
tнв	Byte Enable Hold Time	1		1	_	ns
tsw	R/W Setup Time	4		4	_	ns
tHW	R/W Hold Time	1		1	_	ns
tsD	Input Data Setup Time	4		4	_	ns
thD	Input Data Hold Time	1		1		ns
tsad	ADS Setup Time	4		4		ns
tHAD	ADS Hold Time	1		1	_	ns
tscn	CNTEN Setup Time	4		4		ns
thcn	CNTEN Hold Time	1		1	_	ns
tsrst	CNTRST Setup Time	4		4	_	ns
tHRST	CNTRST Hold Time	1		1	_	ns
toE	Output Enable to Data Valid		12		15	ns
toLz	Output Enable to Output Low-Z <sup>(1)</sup>	2		2		ns
tонz	Output Enable to Output High-Z <sup>(1)</sup>	1	7	1	7	ns
tcD1	Clock to Data Valid (Flow-Through)		25		30	ns
toc	Data Output Hold After Clock High	2		2		ns
tckhz	Clock High to Output High-Z (1)	2	9	2	9	ns
tcklz	Clock High to Output Low-Z <sup>(1)</sup>	2		2		ns
Port-to-Port	Delay					
tcwdd	Write Port Clock High to Read Data Delay		40		50	ns
tccs	Clock-to-Clock Setup Time		15		20	ns


#### NOTES:

Transition is measured ±200mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
 This parameter is guaranteed by device characterization, but is not production tested.


- 2. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE).
- 3. 'X' in part number indicates power rating (S or L).
- 4. Industrial temperature: for specific speeds, packages and powers contact your sales office.

3749 tbl 11

## Timing Waveform of Read Cycle for Flow-Through Output<sup>(3)</sup>




## Timing Waveform of a Bank Select Flow-Through Read<sup>(6,7)</sup>




- 1. Transition is measured ±200mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2.  $\overline{\text{OE}}$  is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3.  $\overline{ADS} = VIL, \overline{CNTEN}$  and  $\overline{CNTRST} = VIH.$
- 4. The output is disabled (High-impedance state) by  $\overline{\text{CE}}_0 = \text{V}_{\text{IH}}$ ,  $\text{CE}_1 = \text{V}_{\text{IL}}$ ,  $\overline{\text{UB}} = \text{V}_{\text{IH}}$ , following the next rising edge of the clock. Refer to Truth Table 1.
- 5. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 6. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT70V927 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 7.  $\overline{\text{UB}}$ ,  $\overline{\text{LB}}$ ,  $\overline{\text{OE}}$ , and  $\overline{\text{ADS}}$  = VIL;  $\overline{\text{CE1(B1)}}$ ,  $\overline{\text{CE1(B2)}}$ ,  $\overline{\text{RW}}$ ,  $\overline{\text{CNTEN}}$ , and  $\overline{\text{CNTRST}}$  = VIH.

## Timing Waveform of Left Port Write to Flow-Through Right Port Read<sup>(1,2)</sup>




- 1.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS}$  = ViL; CE1,  $\overline{CNTEN}$ , and  $\overline{CNTRST}$  = ViH.
- 2.  $\overline{OE}$  = VIL for the Right Port, which is being read from.  $\overline{OE}$  = VIH for the Left Port, which is being written to.
- If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwpb.
   If tccs > maximum specified, then data from right port READ is not valid until tccs + tcp1. tcwpb does not apply in this case.

## Timing Waveform of Flow-Through Read-to-Write-to-Read $(\overline{OE} = V_{IL})^{(3)}$




## Timing Waveform of Flow-Through Read-to-Write-to-Read ( $\overline{\text{OE}}$ Controlled) $^{(3)}$




- 1. Transition is measured ±200mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3.  $\overline{CE_0}$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS}$  = V<sub>IL</sub>;  $\overline{CE_1}$ ,  $\overline{CNTEN}$ , and  $\overline{CNTRST}$  = V<sub>IH</sub>. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since ADS = Vi∟ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

## Timing Waveform of Flow-Through Read with Address Counter Advance<sup>(1)</sup>




## Timing Waveform of Write with Address Counter Advance<sup>(2)</sup>



- 1.  $\overline{CE}_0$ ,  $\overline{OE}$ ,  $\overline{UB}$ , and  $\overline{LB}$  = V<sub>IL</sub>; CE<sub>1</sub>, R/ $\overline{W}$ , and  $\overline{CNTRST}$  = V<sub>IH</sub>.
- 2.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $R/\overline{W} = V_{IL}$ ;  $CE_1$  and  $\overline{CNTRST} = V_{IH}$ .
- 3. The "Internal Address" is equal to the "External Address" when  $\overline{ADS}$  = V<sub>IL</sub> and equals the counter output when  $\overline{ADS}$  = V<sub>IH</sub>.
- 4. If there is no address change via  $\overline{ADS} = VIL$  (loading a new address) or  $\overline{CNTEN} = VIL$  (advancing the address), i.e.  $\overline{ADS} = VIH$  and  $\overline{CNTEN} = VIH$ , then the data output remains constant for subsequent clocks.
- 5. CNTEN = V<sub>IL</sub> advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1'Address is written to during this cycle.

#### Industrial and Commercial Temperature Ranges

## Timing Waveform of Counter Reset<sup>(1)</sup>



- 1.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$  = VIL; CE1 = VIH.
- 2. The "Internal Address" is equal to the "External Address" when  $\overline{ADS}$  = VIL and equals the counter output when  $\overline{ADS}$  = VIH.
- 3. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 4. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 5. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset. ADDRo will be accessed. Extra cycles are shown here simply for clarification.

#### **Functional Description**

The IDT70V927 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.


An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

A HIGH on CE₀ or a LOW on CE₁ for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT70V927's for depth expansion configurations.


#### **Depth and Width Expansion**

The IDT70V927 features dual chip enables (refer to Truth Table 1) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT70V927 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 32-bit or wider applications.



#### **Ordering Information**



3749 drw 15

#### NOTE:

Industrial temperature range is available.
 For specific speeds, packages and powers contact your sales office.

### **Preliminary Datasheet:** Definition

"PRELIMINARY" datasheets contain descriptions for products that are in early release.

## **Datasheet Document History**

12/16/98: Initiated datasheet document history

Converted to new format

Cosmetic and typographical corrections
Added additional notes to pin configurations
Pages 11 & 12 Updated timing waveforms
Page 13 Added Depth and Width Expansion section

6/15/99: Page 4 Deleted note 5 for Table II 9/27/99: Page 2 Changed pin 111 to GND



**CORPORATE HEADQUARTERS** 

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674

www.idt.com

for Tech Support: 831-754-4613 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.