

IS61LV256

32K x 8 LOW VOLTAGE CMOS STATIC RAM

OCTOBER 1999

FEATURES

- High-speed access times:
 - 8, 10, 12, 15, 20 ns
- Automatic power-down when chip is deselected
- CMOS low power operation
 - 345 mW (max.) operating
 - 7 mW (max.) CMOS standby
- TTL compatible interface levels
- Single 3.3V power supply
- Fully static operation: no clock or refresh required
- Three-state outputs

DESCRIPTION


The *ISSI* IS61LV256 is a very high-speed, low power, 32,768-word by 8-bit static RAM. It is fabricated using *ISSI's* high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 8 ns maximum.

When \overline{CE} is HIGH (deselected), the device assumes a standby mode at which the power dissipation is reduced to 50 μ W (typical) with CMOS input levels.

Easy memory expansion is provided by using an active LOW Chip Enable (\overline{CE}). The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory.

The IS61LV256 is available in the JEDEC standard 28-pin, 300-mil SOJ and the 450-mil TSOP (Type I) package.


FUNCTIONAL BLOCK DIAGRAM



ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 1999, Integrated Silicon Solution, Inc.


PIN CONFIGURATION

28-Pin SOJ



PIN CONFIGURATION

28-Pin TSOP (Type I)



PIN DESCRIPTIONS

A0-A14	Address Inputs
\overline{CE}	Chip Enable Input
\overline{OE}	Output Enable Input
\overline{WE}	Write Enable Input
I/O0-I/O7	Input/Output
Vcc	Power
GND	Ground

TRUTH TABLE

Mode	\overline{WE}	\overline{CE}	\overline{OE}	I/O Operation	Vcc Current
Not Selected (Power-down)	X	H	X	High-Z	IsB1, IsB2
Output Disabled	H	L	H	High-Z	Icc
Read	H	L	L	DOUT	Icc
Write	L	L	X	DIN	Icc

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit	
Vcc	Power Supply Voltage Relative to GND	-0.5 to +4.6	V	
VTERM	Terminal Voltage with Respect to GND	-0.5 to +4.6	V	
TBIAS	Temperature Under Bias	Com. Ind.	-10 to +85 -45 to +90	°C
TSTG	Storage Temperature	-65 to +150	°C	
Pd	Power Dissipation	1	W	
IOUT	DC Output Current	±20	mA	

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

Range	Ambient Temperature	Speed	V _{CC}
Commercial	0°C to +70°C	8, 10, 12	3.3V, +10%, -5%
		15, 20	3.3V ± 10%
Industrial	-40°C to +85°C	All	3.3V + 10%, -5%

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit	
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -2.0 mA	2.4	—	V	
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 4.0 mA	—	0.4	V	
V _{IH}	Input HIGH Voltage		2.2	V _{CC} + 0.3	V	
V _{IL}	Input LOW Voltage ⁽¹⁾		-0.3	0.8	V	
I _{LI}	Input Leakage	GND ≤ V _{IN} ≤ V _{CC}	Com.	-1	1	μA
			Ind.	-5	5	
I _{LO}	Output Leakage	GND ≤ V _{OUT} ≤ V _{CC} , Outputs Disabled	Com.	-1	1	μA
			Ind.	-5	5	

Notes:

- V_{IL} (min.) = -0.3V (DC); V_{IL} (min.) = -2.0V (pulse width ≤ 2.0 ns).
V_{IH} (max.) = V_{CC} + 0.5V (DC); V_{IH} (max.) = V_{CC} + 2.0V (pulse width ≤ 2.0 ns).
- Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Sym.	Parameter	Test Conditions		-8 ns ⁽²⁾		-10 ns ⁽²⁾		-12 ns		-15 ns		-20 ns		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
I _{CC}	V _{CC} Dynamic Operating Supply Current	V _{CC} = Max., \overline{CE} = V _{IL} I _{OUT} = 0 mA, f = f _{MAX}	Com.	—	120	—	110	—	100	—	90	—	80	mA
			Ind.	—	—	—	120	—	110	—	100	—	90	
I _{SB1}	TTL Standby Current (TTL Inputs)	V _{CC} = Max., V _{IN} = V _{IH} or V _{IL} $\overline{CE} \geq V_{IH}$, f = 0	Com.	—	15	—	10	—	10	—	10	—	10	mA
			Ind.	—	—	—	20	—	20	—	20	—	20	
I _{SB2}	CMOS Standby Current (CMOS Inputs)	V _{CC} = Max., $\overline{CE} \leq V_{CC} - 0.2V$, V _{IN} > V _{CC} - 0.2V, or V _{IN} ≤ 0.2V, f = 0	Com.	—	2	—	2	—	2	—	2	—	2	mA
			Ind.	—	—	—	5	—	5	—	5	—	5	

Notes:

- At f = f_{MAX}, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
- Shaded area = **PREPRODUCTION AVAILABILITY**.

CAPACITANCE^(1,2)

Symbol	Parameter	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	5	pF

Notes:

- Tested initially and after any design or process changes that may affect these parameters.
- Test conditions: T_A = 25°C, f = 1 MHz, V_{CC} = 3.3V.

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	-8 ns ⁽²⁾		-10 ns ⁽²⁾		-12 ns		-15 ns		-20 ns		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{RC}	Read Cycle Time	8	—	10	—	12	—	15	—	20	—	ns
t _{AA}	Address Access Time	—	8	—	10	—	12	—	15	—	20	ns
t _{OHA}	Output Hold Time	2	—	2	—	2	—	2	—	2	—	ns
t _{ACE}	\overline{CE} Access Time	—	8	—	10	—	12	—	15	—	20	ns
t _{DOE}	\overline{OE} Access Time	—	4	—	5	—	6	—	7	—	8	ns
t _{LZOE} ⁽³⁾	\overline{OE} to Low-Z Output	0	—	0	—	0	—	0	—	0	—	ns
t _{HZOE} ⁽³⁾	\overline{OE} to High-Z Output	—	4	—	5	—	5	—	6	—	6	ns
t _{LZCE} ⁽³⁾	\overline{CE} to Low-Z Output	3	—	3	—	3	—	3	—	3	—	ns
t _{HZCE} ⁽³⁾	\overline{CE} to High-Z Output	—	4	—	5	—	6	—	7	—	7	ns
t _{PU} ⁽⁴⁾	\overline{CE} to Power-Up	0	—	0	—	0	—	0	—	0	—	ns
t _{PD} ⁽⁴⁾	\overline{CE} to Power-Down	—	8	—	10	—	12	—	15	—	20	ns

Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
2. Shaded area = **PREPRODUCTION AVAILABILITY.**
3. Tested with the load in Figure 2. Transition is measured ±200 mV from steady-state voltage. Not 100% tested.
4. Not 100% tested.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
Output Load	See Figures 1 and 2

AC TEST LOADS




Figure 1.





Figure 2.


IS61LV256

AC WAVEFORMS

READ CYCLE NO. 1^(1,2)



READ CYCLE NO. 2^(1,3)



Notes:

1. \overline{WE} is HIGH for a Read Cycle.
2. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
3. Address is valid prior to or coincident with \overline{CE} LOW transitions.

WRITE CYCLE SWITCHING CHARACTERISTICS^(1,2) (Over Operating Range)


Symbol	Parameter	-8 ns ⁽³⁾		-10 ns ⁽³⁾		-12 ns		-15 ns		-20 ns		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{WC}	Write Cycle Time	8	—	10	—	12	—	15	—	20	—	ns
t _{SCE}	\overline{CE} to Write End	6.5	—	8	—	8	—	10	—	12	—	ns
t _{AW}	Address Setup Time to Write End	6.5	—	8	—	8	—	10	—	12	—	ns
t _{HA}	Address Hold from Write End	0	—	0	—	0	—	0	—	0	—	ns
t _{SA}	Address Setup Time	0	—	0	—	0	—	0	—	0	—	ns
t _{PWE1}	\overline{WE} Pulse Width (\overline{OE} HIGH)	6.5	—	7	—	8	—	10	—	12	—	ns
t _{PWE2}	\overline{WE} Pulse Width (\overline{OE} LOW)	8	—	10	—	12	—	15	—	20	—	ns
t _{SD}	Data Setup to Write End	5	—	5	—	6	—	7	—	10	—	ns
t _{HD}	Data Hold from Write End	0	—	0	—	0	—	0	—	0	—	ns
t _{HZWE⁽⁴⁾}	\overline{WE} LOW to High-Z Output	—	3.5	—	4	—	6	—	7	—	7	ns
t _{LZWE⁽⁴⁾}	\overline{WE} HIGH to Low-Z Output	0	—	0	—	0	—	0	—	0	—	ns

Notes:


1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
2. The internal write time is defined by the overlap of \overline{CE} LOW and \overline{WE} LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
3. Shaded area = **PREPRODUCTION AVAILABILITY**.
4. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

AC WAVEFORMS


WRITE CYCLE NO. 1 (\overline{CE} Controlled, \overline{OE} is HIGH or LOW) ⁽¹⁾



WRITE CYCLE NO. 2 (\overline{WE} Controlled, \overline{OE} is HIGH During Write Cycle) ^(1,2)



WRITE CYCLE NO. 3 (\overline{WE} Controlled, \overline{OE} is LOW During Write Cycle) ⁽¹⁾



Notes:

1. The internal write time is defined by the overlap of \overline{CE} LOW and \overline{WE} LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
2. I/O will assume the High-Z state if $\overline{OE} \cdot V_{IH}$.

ORDERING INFORMATION**Commercial Range: 0°C to +70°C**

Speed (ns)	Order Part No.	Package
8	IS61LV256-8T	TSOP - Type I
	IS61LV256-8J	300-mil Plastic SOJ
10	IS61LV256-10T	TSOP - Type I
	IS61LV256-10J	300-mil Plastic SOJ
12	IS61LV256-12T	TSOP - Type I
	IS61LV256-12J	300-mil Plastic SOJ
15	IS61LV256-15T	TSOP - Type I
	IS61LV256-15J	300-mil Plastic SOJ
20	IS61LV256-15T	TSOP - Type I
	IS61LV256-20J	300-mil Plastic SOJ

ORDERING INFORMATION**Industrial Range: -40°C to +85°C**

Speed (ns)	Order Part No.	Package
10	IS61LV256-10TI	TSOP - Type I
	IS61LV256-10JI	300-mil Plastic SOJ
12	IS61LV256-12TI	TSOP - Type I
	IS61LV256-12JI	300-mil Plastic SOJ
15	IS61LV256-15TI	TSOP - Type I
	IS61LV256-15JI	300-mil Plastic SOJ
20	IS61LV256-20TI	TSOP - Type I
	IS61LV256-20JI	300-mil Plastic SOJ

ISSI®

Integrated Silicon Solution, Inc.

2231 Lawson Lane
 Santa Clara, CA 95054
 Tel: 1-800-379-4774
 Fax: (408) 588-0806
 E-mail: sales@issi.com
www.issi.com