

128K x 8 LOW POWER and LOW Vcc CMOS STATIC RAM

FEBRUARY 2001

FEATURES

- Access times of 45, 55, and 70 ns
- Low active power: 60 mW (typical)
- Low standby power: 15 μ W (typical) CMOS standby
- Low data retention voltage: 2V (min.)
- Ultra Low Power
- Output Enable (\overline{OE}) and two Chip Enable (CE1 and CE2) inputs for ease in applications
- TTL compatible inputs and outputs
- Single 2.5V (min.) to 3.45V (max.) power supply
- Industrial temperature available
- Available in 32-pin TSOP (Type I), 32-pin STSOP, and 450-mil SOP

DESCRIPTION


The ISSI IS62LV1288LL is a low power and low Vcc, 131,072-word by 8-bit CMOS static RAM. It is fabricated using ISSI's high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields higher performance and low power consumption devices.

When $\overline{CE1}$ is HIGH or CE2 is LOW (deselected), the device assumes a standby mode at which the power dissipation can be reduced by using CMOS input levels.



Easy memory expansion is provided by using two Chip Enable inputs, $\overline{CE1}$ and CE2. The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory.

The IS62LV1288LL is available in 32-pin TSOP (Type I), STSOP (8 x 13.4mm), and 450-mil plastic SOP (525-mil pin to pin) packages.

FUNCTIONAL BLOCK DIAGRAM



This document contSSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2001, Integrated Silicon Solution, Inc.

PIN CONFIGURATION**32-Pin SOP (Q)****PIN CONFIGURATION****32-Pin TSOP (Type I) (T) and STSOP (Type 1) (H)****PIN DESCRIPTIONS**

| | |
|-----------|---------------------|
| A0-A16 | Address Inputs |
| CE1 | Chip Enable 1 Input |
| CE2 | Chip Enable 2 Input |
| OE | Output Enable Input |
| WE | Write Enable Input |
| I/O0-I/O7 | Input/Output |
| NC | No Connection |
| Vcc | Power |
| GND | Ground |

OPERATING RANGE

| Range | Ambient Temperature | Speed | Vcc Min. | Vcc Max. |
|------------|---------------------|--------|----------|----------|
| Commercial | 0°C to +70°C | -45 ns | 2.85V | 3.15V |
| | | -55 ns | 2.5V | 3.45V |
| | | -70 ns | 2.5V | 3.45V |
| Industrial | -40°C to +85°C | -45 ns | 2.85V | 3.15V |
| | | -55 ns | 2.5V | 3.45V |
| | | -70 ns | 2.5V | 3.45V |

TRUTH TABLE

| Mode | \overline{WE} | $\overline{CE1}$ | CE2 | \overline{OE} | I/O Operation | Vcc Current |
|------------------------------|-----------------|------------------|-----|-----------------|---------------|-------------|
| Not Selected (Power-down) | X | H | X | X | High-Z | Isb1, Isb2 |
| | X | X | L | X | High-Z | Isb1, Isb2 |
| Output Disabled | H | L | H | H | High-Z | Icc |
| Read | H | L | H | L | DOUT | Icc |
| Write | L | L | H | X | DIN | Icc |

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| Symbol | Parameter | Value | Unit |
|--------|--------------------------------------|-------------------|------|
| VTERM | Terminal Voltage with Respect to GND | -0.5 to Vcc + 0.5 | V |
| Vcc | Vcc related to GND | -0.3 to +3.6 | V |
| TBIAS | Temperature Under Bias | -40 to +85 | °C |
| TSTG | Storage Temperature | -65 to +150 | °C |
| PT | Power Dissipation | 0.7 | W |

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE^(1,2)

| Symbol | Parameter | Conditions | Max. | Unit |
|--------|--------------------|-----------------------|------|------|
| CIN | Input Capacitance | V _{IN} = 0V | 6 | pF |
| Cout | Output Capacitance | V _{OUT} = 0V | 8 | pF |

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: TA = 25°C, f = 1 MHz, Vcc = 3.0V.

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
|-----------------|----------------------------------|---|------|-----------------------|------|
| V _{OH} | Output HIGH Voltage | V _{CC} = Min., I _{OH} = -1.0 mA | 2.2 | — | V |
| V _{OL} | Output LOW Voltage | V _{CC} = Min., I _{OL} = 2.1 mA | — | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | 2.0 | V _{CC} + 0.2 | V |
| V _{IL} | Input LOW Voltage ⁽¹⁾ | | -0.2 | 0.4 | V |
| I _{LI} | Input Leakage | GND ≤ V _{IN} ≤ V _{CC} | -1 | 1 | µA |
| I _{LO} | Output Leakage | GND ≤ V _{OUT} ≤ V _{CC} | -1 | 1 | µA |

Notes:

1. V_{IL} = -3.0V for pulse width less than 10 ns.

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

| Symbol | Parameter | Test Conditions | -45 | | -55 | | -70 | | Unit | |
|------------------|--|---|--------------|--------|----------|--------|----------|--------|----------|----|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | | |
| I _{CC} | V _{CC} Dynamic Operating Supply Current | V _{CC} = Max., $\overline{CE} = V_{IL}$ I _{OUT} = 0 mA, f = f _{MAX} | Com. Ind. | — — | 35 40 | — — | 30 35 | — — | 25 30 | mA |
| I _{SB1} | TTL Standby Current (TTL Inputs) | V _{CC} = Max., V _{IN} = V _{IH} or V _{IL} , $\overline{CE1} \geq V_{IH}$ or $CE2 \leq V_{IL}$, f = 0 | Com. Ind. | — — | 0.4 1 | — — | 0.4 1 | — — | 0.4 1 | mA |
| I _{SB2} | CMOS Standby Current(CMOS Inputs) | V _{CC} = Max., f = 0 $CE1 \geq V_{CC} - 0.2V$, $CE2 \leq 0.2V$, or $V_{IN} \geq V_{CC} - 0.2V$, $V_{IN} \leq 0.2V$ | Com. Ind. | — — | 8 10 | — — | 8 10 | — — | 8 10 | µA |

Note:

1. At f = f_{MAX}, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

| Symbol | Parameter | -45 | | -55 | | -70 | | Unit |
|----------------------------------|---|------|------|------|------|------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{RC} | Read Cycle Time | 45 | — | 55 | — | 70 | — | ns |
| t _{AA} | Address Access Time | — | 45 | — | 55 | — | 70 | ns |
| t _{OH} | Output Hold Time | 10 | — | 10 | — | 10 | — | ns |
| t _{TACE1} | $\overline{CE_1}$ Access Time | — | 45 | — | 55 | — | 70 | ns |
| t _{TACE2} | CE2 Access Time | — | 45 | — | 55 | — | 70 | ns |
| t _{DOE} | \overline{OE} Access Time | — | 20 | — | 25 | — | 35 | ns |
| t _{LZOE⁽²⁾} | \overline{OE} to Low-Z Output | 0 | — | 5 | — | 5 | — | ns |
| t _{HZOE⁽²⁾} | \overline{OE} to High-Z Output | 0 | 15 | 0 | 20 | 0 | 25 | ns |
| t _{LZCE1⁽²⁾} | $\overline{CE_1}$ to Low-Z Output | 5 | — | 7 | — | 10 | — | ns |
| t _{LZCE2⁽²⁾} | CE2 to Low-Z Output | 5 | — | 7 | — | 10 | — | ns |
| t _{HZCE⁽²⁾} | $\overline{CE_1}$ or CE2 to High-Z Output | 0 | 15 | 0 | 20 | 0 | 25 | ns |

Notes:

- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.3V, input pulse levels of 0.4V to 2.2V and output loading specified in Figure 1.
- Tested with the load in Figure 2. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.

AC TEST CONDITIONS

| Parameter | Unit |
|---|---------------------|
| Input Pulse Level | 0.4V to 2.2V |
| Input Rise and Fall Times | 5 ns |
| Input and Output Timing and Reference Level | 1.3V |
| Output Load | See Figures 1 and 2 |

AC TEST LOADS




Figure 1.






Figure 2.

AC WAVEFORMS

READ CYCLE NO. 1^(1,2)READ CYCLE NO. 2^(1,3)

Notes:

1. WE is HIGH for a Read Cycle.
2. The device is continuously selected. $\overline{OE} = V_{IL}$, $\overline{CE1} = V_{IH}$, $CE2 = V_{IH}$.
3. Address is valid prior to or coincident with $CE1$ LOW and $CE2$ HIGH transitions.


WRITE CYCLE SWITCHING CHARACTERISTICS^(1,3) (Over Operating Range, Standard and Low Power)



| Symbol | Parameter | -45 | | -55 | | -70 | | Unit |
|---------------------------------|---|------|------|------|------|------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{WC} | Write Cycle Time | 45 | — | 55 | — | 70 | — | ns |
| t _{SCE1} | $\overline{\text{CE1}}$ to Write End | 35 | — | 50 | — | 60 | — | ns |
| t _{SCE2} | CE2 to Write End | 35 | — | 50 | — | 60 | — | ns |
| t _{AW} | Address Setup Time to Write End | 35 | — | 50 | — | 60 | — | ns |
| t _{HA} | Address Hold from Write End | 0 | — | 0 | — | 0 | — | ns |
| t _{SA} | Address Setup Time | 0 | — | 0 | — | 0 | — | ns |
| t _{PWE1,2} | $\overline{\text{WE}}$ Pulse Width | 35 | — | 40 | — | 55 | — | ns |
| t _{SD} | Data Setup to Write End | 25 | — | 25 | — | 30 | — | ns |
| t _{HD} | Data Hold from Write End | 0 | — | 0 | — | 0 | — | ns |
| t _{HZWE⁽²⁾} | $\overline{\text{WE}}$ LOW to High-Z Output | — | 15 | — | 20 | 0 | 25 | ns |
| t _{LZWE⁽²⁾} | $\overline{\text{WE}}$ HIGH to Low-Z Output | 5 | — | 5 | — | 5 | — | ns |

Notes:

- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.3V, input pulse levels of 0.4V to 2.2V and output loading specified in Figure 1.
- Tested with the load in Figure 2. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.
- The internal write time is defined by the overlap of CE1 LOW, CE2 HIGH and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.

AC WAVEFORMS



WRITE CYCLE NO. 1 ($\overline{\text{CE1}}$, CE2 Controlled, $\overline{\text{OE}} = \text{HIGH}$ or LOW)^(1,2)

WRITE CYCLE NO. 2 (\overline{WE} , Controlled: \overline{OE} is HIGH during Write Cycle)^(1,2)WRITE CYCLE NO. 3 (\overline{WE} Controlled: \overline{OE} is LOW during Write Cycle)^(1,2)**Notes:**

1. The internal write time is defined by the overlap of $\overline{CE1}$ LOW, $CE2$ HIGH and \overline{WE} LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
2. I/O will assume the High-Z state if $\overline{OE} = V_{IH}$.

DATA RETENTION SWITCHING CHARACTERISTICS

| Symbol | Parameter | Test Condition | Min. | Max. | Unit |
|------------------|------------------------------------|---|-----------------|------|------------|
| V _{DR} | V _{cc} for Data Retention | See Data Retention Waveform | 2.0 | 3.45 | V |
| I _{DR} | Data Retention Current | V _{cc} = 2.0V, $\overline{CE1} \geq V_{CC} - 0.2V$ | Com. | — | 8 μA |
| | | | Ind. | — | 10 μA |
| t _{SDR} | Data Retention Setup Time | See Data Retention Waveform | 0 | — | ns |
| t _{RDR} | Recovery Time | See Data Retention Waveform | t _{RC} | — | ns |

DATA RETENTION WAVEFORM ($\overline{CE1}$ Controlled)**DATA RETENTION WAVEFORM (CE2 Controlled)**

ORDERING INFORMATION**Commercial Range: 0°C to +70°C**

| Speed (ns) | Order Part No. | Package |
|-------------------|--|--|
| 45 | IS62LV1288LL-45Q IS62LV1288LL-45T IS62LV1288LL-45H | 450-mil Plastic SOP TSOP, Type I STSOP, Type I |
| 55 | IS62LV1288LL-55Q IS62LV1288LL-55T IS62LV1288LL-55H | 450-mil Plastic SOP TSOP, Type I STSOP, Type I |
| 70 | IS62LV1288LL-70Q IS62LV1288LL-70T IS62LV1288LL-70H | 450-mil Plastic SOP TSOP, Type I STSOP, Type I |

Industrial Range: -40°C to +85°C

| Speed (ns) | Order Part No. | Package |
|-------------------|---|--|
| 45 | IS62LV1288LL-45QI IS62LV1288LL-45TI IS62LV1288LL-45HI | 450-mil Plastic SOP TSOP, Type I STSOP, Type I |
| 55 | IS62LV1288LL-55QI IS62LV1288LL-55TI IS62LV1288LL-55HI | 450-mil Plastic SOP TSOP, Type I STSOP, Type I |
| 70 | IS62LV1288LL-70QI IS62LV1288LL-70TI IS62LV1288LL-70HI | 450-mil Plastic SOP TSOP, Type I STSOP, Type I |

ISSI®

Integrated Silicon Solution, Inc.

2231 Lawson Lane
 Santa Clara, CA 95054
 Tel: 1-800-379-4774
 Fax: (408) 588-0806
 E-mail: sales@issi.com
www.issi.com