


PRODUCT FEATURES

- Supports Pentium®, Pentium®II, M2 and K6.
- Supports 430TX and 440LX chipset requirements.
- 4 CPU clocks
- Up to 12 SDRAM clocks for 3 DIMMs.
- 7 PCI synchronous clocks.
- Optional common or mixed supply mode:
- (Vdd = Vddq3 = Vddq2 = 3.3V) or
- (Vdd = Vddq3 = 3.3V, Vddq2 = 2.5V)
- < 250ps skew among CPU or SDRAM clocks.</p>
- < 250ps skew among PCI clocks.</p>
- Power Management Capability.
- IOAPIC clocks for multiprocessor support.
- 48 MHz for USB support
- 48-pin SSOP package
- Integrates EMI reduction SSCG technology for upto 15dB attenuation.



	FREQUENCY TABLE (MHz)											
S2	S1	S0	CPU	PCI								
0	0	0	50	25								
0	0	1	75	30								
0	1	0	83.3	33.3								
0	1	1	100	33.3								
1	0	٢	55	27.5								
1	0	1	75	37.5								
1	1	0	60	30								
1		1	<i>J</i> .8	33.4								

CONNTCT	ION DIAGRAM
DD □1	✓ 48 🗀 VDDI
RE, SEL47 2	47 IOAPIC/REFOFF#
'S' = 3	46 🗀 REF1 / CS#
\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \	45 🖂 VSS
OUT □ 5	44 🗀 CPU0
VDDP ☐ 6	43 🗀 CPU1
PCI_F/ S1 □ 7	42 VDDC
PCI0 / S2 = 8	41 🗀 CPU2
VSS 🖂 9	40 🗀 CPU3
SW/PCI1 10	39 🖂 VSS
TEST/PCI2 — 11	38 - SDR0
PCl3 □ 12	37 🖂 SDR1
PCI4 □ 13	36 VDDS
VDDP ☐ 14	35 🖂 SDR2
PCI5 / PS# 🗀 15	34 - SDR3
VSS □ 16	33 VSS
SDR11 — 17	32 - SDR4
SDR10 18	31 - SDR5
VDDS 19	30 VDDS
SDR9 20	29 SDR6
SDR8 = 21	28 SDR7
Vss 22	27 VSS
SDEN0 23	26 48MHz / S0
SDEN1 24	25 24 MHz / Mode

<u>NOTE</u>: Purchase of l^2C components of International Microcircuits, Inc. or one of its sublicensed Associated Companies conveys a license under the Phillips l^2C Patent Rights to use these components in an l^2C system, provided that the system conforms to the l^2C Standard Specification as defined by Phillips.




				PIN DES	SCRIPTION
PIN	Pin	PWR	I/O	TYPE	Description
No.	Name				2 3 3 3 7 3 3 3
4	Xin	VDD	I	OSC1	On-chip reference oscillator input pin. Requires either an external crystal (nominally 14.318 MHz) or externally generated reference signal
5	Xout	VDD	0	OSC1	O-chip reference oscillator output roll. Drives an external crystal When an externally generated roll rence signal is used, is left unconnected
46	REF1	VDD	0	BUF	This pin is bidirectional. If pin 5, MC = 1 (default), then this pin is a REF1 buffered coput or crystal. If pin 25, MODE = 0
	CS#	-	_	PADI4 PU	then this pin is CS# a is used in wer magement mode for synchronously stor in all CPU clock (se page 4).
2	REF0				This pin is bidirectional. It is pulled low with a programming resistor at power up then ping 7 is configured as an input pin which will act as 7 sference enable put for pin 2 (this pin). If this pin is high (no sogramming resistor) at power up, then this pin is a
44 40 44 40	SEL47	VDDO		DUE	REF1 b 'ered c .put of the crystal.
44, 43, 41, 40	CPU(0:3)	VDDC VDDI	0 0	BUF1 BUF2	Clock output PU frequency table specified on page 1. IOAPIC clock or multiprocessor support. Fixed frequency at
47		וטטי			14.31818 Mhz. s a bidirectional pin. If Sel47 = 1, becomes APIC output powered by VDDq2. If Sel47 = 0, becomes input pin ith interropull-up. When Refoff# = 1 (default), then REF0 is
12, 13	REFOFF#	- VDDP	0	BUF4	nat. 1 if efoff# is 0, then REF0 is disabled. 1 bus locks. See frequency select table on page 1.
12, 13	PCICLK(3:4) PCI2	VDDP	0	BUF4	Lorskew (<250pS) PCI clock outputs. This pin is bidirectional. Doing power-up, It is an input (TEST) and is used for configure output frequency of CPU, SDRAM and PCI clocks into the IEST mode. When the power reaches the VDD rail (See Fig.1), the selected data is latched internally to the IC
7	TEST PCI_F	VDDP	AD 0	3UF4	and this pins become PCI_F clock output. Low skew (<250pS) PCI clock outputs. This pin is bidirectional. During power-up, It is an input (S1) and is used for HARD selecting the output frequency of CPU, SDRAM and PCI clocks, see Frequency table page1. When the power reaches the VDD rail (See Fig.1), the selected data is latched internally to the IC and this pins become PCI_F clock output.
10	PCI1	- -	0	BUF4	Low skew (<250pS) PCI clock outputs. This pin is bidirectional. During power-up, It is an input (SW) and is used for HARD selecting the spreading width of the EMI reducing modulation. When the power reaches the VDD rail (See Fig.1), the data bit is latched internally in the IC and this pin becomes PCI1 clock output.
23,24	sden [0:1]	-	1	PAD	SDRAM clock enable pins. When these pins are brought to a Loigc 0 (low) level, they tri-state the SDRAM buffers they control. SDEN0 Controls SDRAM 4:7, SDEN1 controls SDRAM 8:11.



			PIN	DESCR	IPTION (Cont.)
PIN No.	Pin Name	PWR	I/O	TYPE	Description
8	PCI0	VDDP	0	BUF4	Low skew (<250pS) PCI clock outputs. This pin is bidirectional. During power-up, it is an input (S2) and is used for HARD selecting the output frequency of CPU, SDRAM and PCI clocks, see Frequency table page 1. When the power reaches the VDD rail (See Fig.1), the selected data is latched internally to the IC
	S2	-	ı	PAD	and this pin become PCI0 clock outp
15	PCI5	VDD	0	BUF4	Low skew (<250pS) PCICLK output if mode is set to a 1 logic (high state). If mode is set to a 1 logic (low cate), this pin acts as
	PS#		I	PAD	a PCI_STOP control for power nuage cent. As such, it will disable all PCI clocks wher prough a 0 logic / w state) level.
17, 18, 20, 21, 28,29,31,32, 34,35,37,38	SDR[0:11]	VDDS	I	PAD	Synchronous DRAM closs, SDRAM cosk frequency.
3, 9, 16, 22, 27, 33, 39, 45	VSS	-	Р	-	Ground pins , the device.
6, 14	VDDP	-	Р	-	3.3 Volt po r sur ly pin for PCI and PCI_F clock output buffers.
42, 48	VDDC	-	Р	-	3.3 or 2.5 V pc supply CPU and IOAPIC clock buffers.
1	VDD	-	Р		Power supply pin for a log circuits and core logic
25	24 Mhz				is a bidirection. In. During power-up, this pin is an input and is under the for enabling (0) or disabling (1, default) the power management pind 15 and 46. When power reaches the VDD rail
	MODE				Fig. p ge3), the selected data is latched internally to the dev. this in becomes a 24 Mhz output clock.
26	48 Mhz				Low ew (<250pS) PCI clock outputs. This pin is bidirectional. Durir power-up, It is an input (S0) and is used for HARD set king the output frequency of CPU, SDRAM and PCI clocks, see Frequency table page1. When the power reaches the VDD rail (See Fig.1), the selected data is latched internally to the IC
10.26.20	S0		P		and this pins become 48 MHz clock output.
19. 36. 30	VDDS		1 7		Power for SDRAM buffers.

SDen1	Sden0	SDRAM	SD AM(8:11)
0	0	5	0 4
0	1	OFF	N
1	0	ON	OFF
1	1	ON	ON

A bypass capacitor (0.1 μ F) should be placed as close as possible to each Vdd, Vddq2, and Vddq3 pin. If these bypass capacitors are not close to the pins their high frequency filtering characteristic will be cancelled by the lead inductances of the traces.






POWER MANAGEMENT FUNCTIONS


When MODE=0, pins 15 and 46 are inputs PS# (PCI_STOP#), and CS# (CPU_STOP#), respectively (when MODE=1, these functions are not available). The IMISG742 clocks may be disabled according to the following table in order to reduce power consumption. All clocks are stopped in the low state. All clocks maintain a valid high period on transitions from running to stopped. The CPU/AGP and PCI clocks transition between running and stopped by waiting for one positive edge on PCICLK_F followed by a negative edge on the clock of interest, after which high levels of the output are either enabled or disabled.

CPU_STOP#	PCI_STOP#	CPU	PCI	OTI R CLV	XTAL & VCOs
0	0	LOW	LOW	RUN _i G	RUNNING
0	1	LOW	See Frequency Table	RUNNIN	RUNNING
1	0	See Frequency Table	LOW	UNNING	RUNNING
1	1	See Frequency Table	See Frequency able	RL VING	RUNNING

All clocks are stopped in the low state.







	SPECTRUM SPREADIN SELECTION ABLE (CONT)											
Unspread CPU		Center Spre ding										
frequency in MHz		SWI=0 SW=1 (default)										
	Unspread	F Min	F Center	∠W.	S ead	Unspread	F Min	F Center	F Max	Spread		
desired	(MHz)	(MHz)	(MH-/	(IVIHZ)	(tr al %)	(MHz)	(MHz)	(MHz)	(MHz)	(total		
										%)		
50	50.11		49.97		1.8	50.11		49.97		1		
75	74.99		-		1.8	74.99		75.13		1		
83.3	83.18		<u>8</u> ა 1		1.8	83.18		83.51		1		
100	100.22	7	19.94		1.8	100.22		99.94		1		
55	55.23		દ 21		1.8	55.23		55.21		1		
75	74.99		7 12		1.8	74.99		75.12		1		
60	59.99		J.10		1.8	59.99		60.10		1		
66.8	66.82		66.74		1.8	66.82		66.74		1		



MAXIMUM RATINGS

Voltage Relative to VSS:

Voltage Relative to VDD:

Storage Temperature:

O°C to +125°C

Operating Temperature:

Maximum Power Supply:

5V

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions stand be taken to avoid application of any voltage taken to the maximum rated voltages to this circat. For apper operation, Vin and Vout should be constructed to the range:

VS <(Vin or vit)<VF

Unused inputs ras always be to an appropriate

logic voltage level (ein. r VSS or VDD).

ELECTRICAL CHARACTE ISTICS												
Characteristic	Symbol	Min	Тур	Max	Uni	Cond' ions						
Input Low Voltage	VIL	-	-	0.8	Vdc	-						
Input High Voltage	VIH	2.0	-	-	Vdc	-						
Input Low Current	IIL			-66	μA							
Input High Current	IIH			5	1							
Tri-State leakage Current	loz	-		10	μA							
Dynamic Supply Current	ldd	·		116	mA	CPU = 66.6 MHz, PCI = 33.3 Mhz Unloaded						
Static Supply Current	Isdd	-		13	μΑ	-						
Short Circuit Current	ISC			-	mA	1 output at a time - 30 seconds						
VL	DD /DL]	3 =3.31/	$VDD / DL 3 = 3.3 \% + 5 $, $VDDQ2 = 2.5 \pm 5\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$									

	SV TCHING CHARACTERISTICS										
Characteristic	mb	Min	Тур	Max	Units	Conditions					
Output Duty Cycle	-	45	50	55	%	Measured at 1.5V					
CPU/SDRAM to PCi ffset	tOFF	1	-	4	ns	15 pf Load Measured at 1.5V					
Skew (CPU-CPU), (SDRAM-SDRAM)	tSKEW1	-	-	250	ps	15 pf Load Measured at 1.5V					
Skew (CPU-SDRAM), (PCI-PCI)	tSKEW2	-	-	500	ps	15 pf Load Measured at 1.5V					
ΔPeriod Adjacent Cycles	ΔΡ	-	-	<u>+</u> 250	ps	-					
Jitter Spectrum 20 dB Bandwidth from Center	BW _J			500	KHz						
Overshoot/Undershoot Beyond Power Rails	V _{over}	-	-	1.5	V	22 ohms @ source of 8 inch PCB run to 15 pf load					
VD	D = VDDQ3 =	-3.3V ±	5%, VD D	Q2 =2.5 ₊	5%, TA	= 0°C to +70°C					



TYPE 1 BUFFER CHARACTERISTICS FOR CPU (0:3)											
Characteristic	Symbol	Min	Тур	Max	Units	Conditions					
Pull-Up Current Min	IOH _{min}	-27	-	-	mA	Vout 1.0 V					
Pull-Up Current Max	IOH _{max}	-	-	-27	mA	/ ut = 2.6					
Pull-Down Current Min	IOL _{min}	-27	-	-	mA	Vc += * _ V					
Pull-Down Current Max	IOL _{max}	-	-	27	mA	Vout 0.3 V					
Rise/Fall Time Min Between 0.4 V and 2.0 V	TRF _{min}	0.4	-	-	nS	10 pF Load					
Rise/Fall Time Max Between 0.4 V and 2.0 V	TRF _{max}	-	-	1.6	าร	20 pF Load					

 $VDD = VDDQ3 = 3.3V \pm 5\%$, $VDDQ2 = 2.5 \pm 5\%$, $T_{r} = 0^{c}$ to $+70^{c}$

TYP	E 2 BUFFE	וופות	`\$ FC . I	IOAPIC, REF1					
Characteristic	Symbol	Min	Τρ	Max	ບເຮ	Conditions			
Pull-Up Current Min	IOH _{min}	-28		-	mA	Vout = 1.4 V			
Pull-Up Current Max	IOH _{max}			-20	mA	Vout = 2.7 V			
Pull-Down Current Min	IOL _{min}	-28		-	mA	Vout = 1.0 V			
Pull-Down Current Max	IOL _{max}		1 - \	28	mA	Vout = 0.2 V			
Rise/Fall Time Min Between 0.4 V and 2.0 V	TF	0.4		-	nS	10 pF Load			
Rise/Fall Time Max Between 0.4 V and 2.0 V - 1.6 nS 20 pF Load									
VD	VDD VDL ? 3.3V $\pm 5\%$, VDDQ2 = 2.5 $\pm 5\%$, TA = 0°C to $+70$ °C								

										
TYPE FER CHARACTERISTICS FOR REF0 and SDRAM(0:11)										
Characteristic Symbol Min Typ Max Units Conditions										
Pull-Up Current Min	IOH _{min}	-46	-	-	mA	Vout = 1.65 V				
Pull-Up Current Max	IOH _{max}	-	-	-46	mA	Vout = 3.135 V				
Pull-Down Current Min	IOL _{min}	-46	-	-	mA	Vout = 1.65 V				
Pull-Down Current Max	IOL _{max}	-	-	53	mA	Vout = 0.4 V				
Rise/Fall Time Min Between 0.4 V and 2.4 V	TRF _{min}	0.5	-	-	nS	20 pF Load				
Rise/Fall Time Max Between 0.4 V and 2.4 V TRF _{max} 1.3 nS 30 pF Load										
VE	D = VDDQ3	=3.3V ±	5 %, VD E	Q2 = 2.5	<u>+</u> 5%, TA	= 0°C to +70°C				




TYPE 5 BUFFER CHARACTERISTICS FOR PCI_F AND PCI(*)5)						
Characteristic	Symbol	Min	Тур	Max	Units	Condition
Pull-Up Current Min	IOH _{min}	-33	-	-	mA	Vc .= 1.0 V
Pull-Up Current Max	IOH _{max}	-	-	-33	mA	√ t = 3.1′ √ V
Pull-Down Current Min	IOL _{min}	30	-	-	mA	Vou95 V
Pull-Down Current Max	IOL _{max}	-	-	38	mA	Vout = 0.4 V
Rise/Fall Time Min Between 0.4 V and 2.4 V	TRF _{min}	0.5	-	-	r	15 pF Load
Rise/Fall Time Max Between 0.4 V and 2.4 V	TRF _{max}	-	-	2	S	30 pF Load
VDD = VDDQ3 =3.3V ±5%, VDDQ2 2.5 ± 5%, TA						

TYPE 6 BUFFER CHARAC ERISTICS FC 24 MHZ AND 48 MHZ							
Characteristic	Symbol	Min	g	Max	Units	Conditions	
Pull-Up Current Min	IOH _{min}				mA	Vout = 1.0 V	
Pull-Up Current Max	IOH _{max}	-		-46	mA	Vout = 3.135 V	
Pull-Down Current Min	IOL _{min}			-	mA	Vout = 1.95 V	
Pull-Down Current Max	[C	-		53	mA	Vout = 0.4 V	
Rise/Fall Time Min Between 0.4 V and 2.4 V	ı RF _{mi} ,	0.5	-	-	nS	15 pF Load	
Rise/Fall Time Max Between 0.4 V and 2 . V	Tı nax	<u>-</u>	-	2	nS	50 pF Load	


 $VDD = DDQ3 = 3.3V \pm 5\%$, VDDQ2 = 2.5 + 5%, $TA = 0^{\circ}C$ to $+70^{\circ}C$

Application Note for Selection on Bidirectional Pins

Pins 2, 7, 8, 10, 25, and 26 are bidirectional pins and are used for selecting different functions in this device (see Pin description, Pages 2&3). During power-up of the SG742, these pins are in input mode (see Fig1, page3), therefore, they are considered input select pins. Internal to the IC, these pins have a large value pull-up each $(100K\Omega)$, therefore, a selection "1" is the default. If a selection "0" is desired, then a direct connection to ground through a $10K\Omega$ resistor should be implemented as shown in Fig.3. Please note the selection resistor $(10K\Omega)$ is placed before the Damping resistor (Rd) close to the pin.








This is only a layout recommendation for best performance and lower EMI. The designer may choose a different approach but C3, C4, C35, C36, C37, C38, C39and C40 (all are $0.1\mu f$) should always be used and placed as close as possible to their VDD pins.



PACKAGE DRAWING AND DIMENSIONS



48 PIN SSOP OUTLINE DIMENSIONS								
		INCHES		MILLIMETERS				
SYMBOL	MIN	NOM	NX	MIN	NOM	MAX		
Α	-	-	0.110	0	0	2.79		
A ₁	0.008	0.012	0.01	0.20	0.30	0.41		
A2	0.085	.090	ط5	2.1	2.29	2.41		
b	0.00۶	ે.010	0.01	.20	0.25	0.33		
С	0.C o	L 78	0.010	0.15	0.20	0.25		
D		0.62ა	0.637	-	15.88	16.18		
E	0.291	0.295	J.299	7.39	7.49	7.59		
		0.025 BS0		0.64 BSC				
Н	395.	08	0.420	10.03	10.36	10.67		
L	`025	0.030	0.040	0.64	0.76	1.02		
а	0	5°	80	00	5º	80		

		ORDE	ING INFO	RMATION	
Part Number	Package Type			Production Flow	
IMISG742AYB	48 PIN SSOP		nmercial, (0°C to +70°C	

Note: The ordering part number is formed by a combination of device number, device revision, package style, and

screening as shown 1 10w.

Marking: Example: IMI SG742A1

IMISG742AY

Flow
3 = Commercial, 0°C to + 70°C

Y = SSOP

Revision

IMI Device Number