



## GENERAL DESCRIPTION


The ICS85304-01 is a low skew, high performance 1-to-5 clock fanout buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS85304-01 has selectable clock inputs that accept any differential levels. The clock enable is synchronous which eliminates the runt clock pulses which occur during asynchronous enabling and disabling of the outputs.

Guaranteed output and part-to-part skew characteristics make the ICS85304-01 ideal for those applications demanding well defined performance and repeatability.

## FEATURES

- 5 differential 3.3V LVPECL outputs
- Multiple clock inputs support redundant clock or multiple frequency applications
- Accepts any differential input levels (HSTL, LVDS, LVPECL, SSTL) and translates to 3.3V LVPECL levels
- Translates any single-ended input signal to 3.3V LVPECL levels with resistor bias on nCLK input
- Translates single-ended input signal to inverted 3.3V LVPECL levels with resistor bias on CLK input
- 35ps output skew
- LVCMOS / LVTTTL control inputs
- 3.3V operating supply
- 20 lead TSSOP
- 0°C to 70°C ambient operating temperature
- Industrial temperature range available upon request

## BLOCK DIAGRAM



## PIN ASSIGNMENT

Q0	1	20	VDD
nQ0	2	19	CLK_EN
Q1	3	18	VDD
nQ1	4	17	nCLK1
Q2	5	16	CLK1
nQ2	6	15	VEE
Q3	7	14	nCLK0
nQ3	8	13	CLK0
Q4	9	12	CLK_SEL
nQ4	10	11	VDD

### ICS85304-01

20-Lead TSSOP  
G Package  
Top View



**TABLE 1. PIN DESCRIPTIONS**

Number	Name	Type		Description
1, 2	Q0, nQ0	Output		Differential clock outputs. 3.3V LVPECL interface levels.
3, 4	Q1, nQ1	Output		Differential clock outputs. 3.3V LVPECL interface levels.
5, 6	Q2, nQ2	Output		Differential clock outputs. 3.3V LVPECL interface levels.
7, 8	Q3, nQ3	Output		Differential clock outputs. 3.3V LVPECL interface levels.
9, 10	Q4, nQ4	Output		Differential clock outputs. 3.3V LVPECL interface levels.
11, 18, 20	VDD	Power		Power supply pin. Connect to 3.3V.
12	CLK_SEL	Input	Pulldown	Clock select input. When HIGH selects CLK1, nCLK1 inputs. When LOW selects CLK0, nCLK0.
13	CLK0	Input	Pulldown	Non-inverting differential clock input. Any differential level.
14	nCLK0	Input	Pullup	Inverting differential clock input. Any differential level.
15	VEE	Power		Power supply pin. Connect to ground.
16	CLK1	Input	Pulldown	Non-inverting differential clock input. Any differential level.
17	nCLK1	Input	Pullup	Inverting differential clock input. Any differential level.
19	CLK_EN	Input	Pullup	Synchronous clock enable. When HIGH clock outputs follow clock input. When LOW, Q outputs are forced low. LVTTTL / LVCMOS interface levels.

**TABLE 2. PIN CHARACTERISTICS**

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
CIN	Input Capacitance	CLK0, nCLK0			TBD		pF
		CLK1, nCLK1			TBD		pF
		CLK_EN, CLK_SEL			TBD		pF
RPULLUP	Input Pullup Resistor				51		K $\Omega$
RPULLDOWN	Input Pulldown Resistor				51		K $\Omega$



**TABLE 3A. CONTROL INPUTS FUNCTION TABLE**

Inputs		Outputs	
CLK_EN	CLK_SEL	Q0 thru Q4	nQ0 thru nQ4
0	0	LOW	HIGH
0	1	LOW	HIGH
1	0	Active	Active
1	1	Active	Active

In the active mode the state of the output is a function of the CLK0, nCLK0 and CLK1, nCLK1 inputs as described in Table 3B.

**TABLE 3B. CLOCK INPUTS FUNCTION TABLE**

Inputs		Outputs		Input to Output Mode	Polarity
CLK0 or CLK1	nCLK1 or nCLK1	Q0 thru Q4	nQ0 thru nQ4		
0	1	LOW	HIGH	Differential to Differential	Non Inverting
1	0	HIGH	LOW	Differential to Differential	Non Inverting
0	Biased; NOTE 1	LOW	HIGH	Single Ended to Differential	Non Inverting
1	Biased; NOTE 1	HIGH	LOW	Single Ended to Differential	Non Inverting
Biased; NOTE 1	0	HIGH	LOW	Single Ended to Differential	Inverting
Biased; NOTE 1	1	LOW	HIGH	Single Ended to Differential	Inverting

NOTE 1: Single ended use requires that one of the differential input be biased. The voltage at the biased input sets the switch point for the single ended input. For LVCMOS and LVTTTL levels the recommended input bias network is a 10K $\Omega$  resistor from the input pin to VDD, a 10K $\Omega$  resistor from the input pin to ground and a 0.1 $\mu$ F capacitor from the input to ground. The resulting switch point is VDD/2  $\pm$ 300mV.



#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage	4.6V
Inputs	-0.5V to VDD + 0.5V
Outputs	-0.5V to VDD + 0.5V
Ambient Operating Temperature	0°C to 70°C
Storage Temperature	-65°C to 150°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of product at these condition or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

**TABLE 4A. POWER SUPPLY CHARACTERISTICS, VDD = 3.3V±5%, TA=0°C TO 70°C**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
VDD	Power Supply Voltage		3.135	3.3	3.465	V
IEE	Power Supply Current				55	mA

**TABLE 4B. DIFFERENTIAL DC CHARACTERISTICS, VDD = 3.3V±5%, TA=0°C TO 70°C**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
IIH	Input High Current	nCLK0, nCLK1	VDD = VIN = 3.465V		5	μA
		CLK0, CLK1	VDD = VIN = 3.465V		150	μA
IIL	Input Low Current	nCLK0, nCLK1	VDD = 3.465V, VIN = 0V	-150		μA
		CLK0, CLK1	VDD = 3.465V, VIN = 0V	-5		μA
VPP	Peak-to-Peak Input Voltage		0.15		1.3	V
VCMR	Common Mode Input Voltage		1.5		VDD	V

**TABLE 4C. LVCMOS / LVTTTL CHARACTERISTICS, VDD = 3.3V±5%, TA=0°C TO 70°C**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
VIH	Input High Voltage	CLK_EN, CLK_SEL	2		3.765	V
VIL	Input Low Voltage	CLK_EN, CLK_SEL	-0.3		0.8	V
IIH	Input High Current	CLK_EN			5	μA
		CLK_SEL			150	μA
IIL	Input Low Current	CLK_EN	-150			μA
		CLK_SEL	-5			μA



**TABLE 4D. LVPECL DC CHARACTERISTICS, VDD = 3.3V±5%, TA=0°C TO 70°C**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
VOH	Output High Voltage; NOTE 1, 2	VDD = 3.3V	1.9		2.3	V
VOL	Output Low Voltage; NOTE 1, 2	VDD = 3.3V	1.2		1.6	V
VSWING	Peak-to-Peak Output Voltage Swing		0.6		0.85	V

NOTE 1: Noted output levels are for VDD equal to 3.3V. Output levels will vary 1:1 with VDD.

NOTE 2: Outputs terminated with 50Ω s to VDD - 2V. The power dissipation of a terminated output pair is 30mW.

**TABLE 5. AC CHARACTERISTICS, VDD = 3.3V±5%, TA=0°C TO 70°C**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
fMAX	Maximum Input Frequency				650	MHz
tpLH	Propagation Delay, Low-to-High; NOTE 2	$66.7 \leq f \leq 650\text{MHz}$	1.0		2.1	ns
tpHL	Propagation Delay, High-to-Low; NOTE 2	$66.7 \leq f \leq 650\text{MHz}$	1.0		2.1	ns
tsk(o)	Output Skew; NOTE 3				35	ps
tsk(pp)	Part-to-Part; NOTE 4				150	ps
tjit(Ø)	Input-to-Output Jitter; NOTE 5				0	ps
tR	Output Rise Time	20% to 80% < 500MHz	275		650	ps
		20% to 80% ≥ 500MHz	225		500	ps
tF	Output Fall Time	20% to 80% < 500MHz	275		650	ps
		20% to 80% ≥ 500MHz	225		500	ps
tPW	Output Pulse Width		tCYCLE/2 - 40	tCYCLE/2	tCYCLE/2 + 40	ps
tS	Clock Enable Setup Time		1.0			ns
tH	Clock Enable Hold Time		0.5			ns
VSWING (AC)	Peak-to-Peak Output Voltage Swing		400		700	mV

NOTE 1: All parameters measured at 500MHz unless noted otherwise.

NOTE 2: Measured from the differential input crossing point to the differential output crossing point.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured from the differential input cross point to the differential output crossing point.

NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Measured from the differential input cross point of like inputs to the differential output crossing point.

NOTE 5: Measured by triggering on input signal and measuring the largest displacement between output cycles.



**PACKAGE OUTLINE - G SUFFIX**



**TABLE 6. PACKAGE DIMENSIONS**

SYMBOL	Millimeters		Inches	
	MIN	MAX	MIN	MAX
N	20			
A	--	1.20	--	.047
A1	0.05	0.15	.002	.006
A2	0.80	1.05	.032	.041
b	0.17	0.27	.007	.011
c	0.09	0.20	.0035	.008
D	4.90	5.10	.193	.201
E	6.40 BASIC		0.252 BASIC	
E1	4.30	4.50	.169	.177
e	0.65 BASIC		.0256 BASIC	
L	0.45	0.75	.018	.030
$\alpha$	0°	8°	0°	8°
aaa	--	0.10	--	.004

Reference Document: JEDEC Publication 95, MO-153



Integrated  
Circuit  
Systems, Inc.

# ICS85304-01

LOW SKEW, 1-TO-5  
3.3V LVPECL FANOUT BUFFER

**TABLE 7. ORDERING INFORMATION**

Part/Order Number	Marking	Package	Count	Temperature
ICS85304AG-01	ICS85304AG-01	20 lead TSSOP	75 per tube	0°C to 70°C
ICS85304AG-01T	ICS85304AG-01	20 lead TSSOP on Tape and Reel	2500	0°C to 70°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.