

Preliminary

32Mx64 One Bank Unbuffered DDR SDRAM Module

Features

- 184-Pin Unbuffered 8-Byte Dual In-Line Memory Module
- 16Mx64 Double Data Rate (DDR) SDRAM DIMM (16M x 8 SDRAMs)
- Performance:

		PC2100	Units
	DIMM $\overline{\text{CAS}}$ Latency	2.5	
f_{CK}	Clock Frequency	133	MHz
t_{CK}	Clock Cycle	7.5	ns
f_{DQ}	DQ Burst Frequency	266	MHz

- Intended for 133 MHz applications
- Inputs and outputs are SSTL-2 compatible
- $V_{\text{DD}} = 2.5\text{V} \pm 0.2$, $V_{\text{DDQ}} = 2.5\text{V} \pm 0.2$
- Single Pulsed $\overline{\text{RAS}}$ interface
- SDRAMs have four internal banks for concurrent operation
- Module has one physical bank

- DRAM D_{LL} aligns DQ and DQS transitions with clock transitions. Also aligns $\overline{\text{QFC}}$ transitions with clock during Read cycles
- Differential clock inputs
- Data is read or written on both clock edges
- Address and control signals are fully synchronous to positive clock edge
- Programmable Operation:
 - DIMM $\overline{\text{CAS}}$ Latency: 2.5
 - Burst Type: Sequential or Interleave
 - Burst Length: 2, 4, 8
 - Operation: Burst Read and Write
- Auto Refresh (CBR) and Self Refresh Modes
- Automatic and controlled precharge commands
- 13/10/2 Addressing (row/column/bank)
- 15.6 μs Max. Average Periodic Refresh Interval
- Card size: 5.25" x 0.102" x 1.25"
- Gold contacts
- SDRAMs in 66-pin TSOP-II Package
- Serial Presence Detect

Description

IBMB6N32644HGA is an unbuffered 184-Pin Double Data Rate (DDR) Synchronous DRAM Dual In-Line Memory Module (DIMM), organized as a one-bank high-speed memory array. The 32Mx64 module is a single-bank DIMM that uses eight 32Mx8 DDR SDRAMs in 400 mil TSOP packages. The DIMM achieves high-speed data transfer rates of up to 266 MHz.

The DIMM is intended for use in applications operating from 100 MHz to 133 MHz clock speeds with data rates of 200 to 266 MHz.

Clock enable CKE0 controls all devices on the DIMM.

Prior to any access operation, the device $\overline{\text{CAS}}$ latency and burst type/length/operation type must


be programmed into the DIMM by address inputs A0-A12 and I/O inputs BA0 and BA1 using the mode register set cycle.

These DIMMs are manufactured using raw cards developed for broad industry use as reference designs. The use of these common design files minimizes electrical variation between suppliers.

The DIMM uses serial presence detects implemented via a serial EEPROM using the two-pin IIC protocol. The first 128 bytes of serial PD data are programmed and locked during module assembly. The last 128 bytes are available to the customer.

All IBM 184 DDR SDRAM DIMMs provide a high-performance, flexible 8-byte interface in a 5.25" long space-saving footprint.

Card Outline



Pin Description

CK0, $\overline{\text{CK0}}$ CK1, $\overline{\text{CK1}}$ CK2, $\overline{\text{CK2}}$	Differential Clock Inputs	DQ0 - DQ63	Data Input/Output
CKE0	Clock Enable	DQS0-DQS7, DQS9-DQS16	Bidirectional data strobes
$\overline{\text{RAS}}$	Row Address Strobe	V_{DD}	Power (2.5V)
$\overline{\text{CAS}}$	Column Address Strobe	V_{DDQ}	Supply voltage for DQs (2.5V)
$\overline{\text{WE}}$	Write Enable	V_{SS}	Ground
$\overline{\text{S0}}$	Chip Select	NC	No Connect
A0 - A9, A11, A12	Address Inputs	SCL	Serial Presence Detect Clock Input
A10/AP	Address Input/Autoprecharge	SDA	Serial Presence Detect Data Input/Output
BA0, BA1	SDRAM Bank Address Inputs	SA0-SA2	Serial Presence Detect Address Inputs
V_{REF}	Ref. Voltage for SSTL_2 inputs	V_{DDSPD}	Serial EEPROM positive power supply (2.5 V)

**184-Pin DDR SDRAM DIMM Pin Assignments**


Front Side (left side 1 - 52, right side 53 - 92)		Back Side (left side 93-144, right side 145-184)		Front Side (left side 1 - 52, right side 53 - 92)		Back Side (left side 93 -144, right side 145 -184)	
Pin #	x64 Non-Parity	Pin #	x64 Non-Parity	Pin #	x64 Non-Parity	Pin #	x64 Non-Parity
1	VREF	93	VSS	48	A0	140	NC
2	DQ0	94	DQ4	49	NC	141	A10
3	VSS	95	DQ5	50	VSS	142	NC
4	DQ1	96	VDDQ	51	NC	143	VDDQ
5	DQS0	97	DQS9	52	BA1	144	NC
6	DQ2	98	DQ6	KEY		KEY	
7	VDD	99	DQ7	53	DQ32	145	VSS
8	DQ3	100	VSS	54	VDDQ	146	DQ36
9	NC	101	NC	55	DQ33	147	DQ37
10	RESET	102	NC	56	DQS4	148	VDD
11	VSS	103	NC	57	DQ34	149	DQS13
12	DQ8	104	VDDQ	58	VSS	150	DQ38
13	DQ9	105	DQ12	59	BA0	151	DQ39
14	DQS1	106	DQ13	60	DQ35	152	VSS
15	VDDQ	107	DQS10	61	DQ40	153	DQ44
16	CK1	108	VDD	62	VDDQ	154	RAS
17	CK1	109	DQ14	63	WE	155	DQ45
18	VSS	110	DQ15	64	DQ41	156	VDDQ
19	DQ10	111	NC	65	CAS	157	S0
20	DQ11	112	VDDQ	66	VSS	158	NC
21	CKE0	113	NC	67	DQS5	159	DQS14
22	VDDQ	114	DQ20	68	DQ42	160	VSS
23	DQ16	115	A12	69	DQ43	161	DQ46
24	DQ17	116	VSS	70	VDD	162	DQ47
25	DQS2	117	DQ21	71	NC	163	NC
26	VSS	118	A11	72	DQ48	164	VDDQ
27	A9	119	DQS11	73	DQ49	165	DQ52
28	DQ18	120	VDD	74	VSS	166	DQ53
29	A7	121	DQ22	75	CK2	167	NC
30	VDDQ	122	A8	76	CK2	168	VDD
31	DQ19	123	DQ23	77	VDDQ	169	DQS15
32	A5	124	VSS	78	DQS6	170	DQ54
33	DQ24	125	A6	79	DQ50	171	DQ55
34	VSS	126	DQ28	80	DQ51	172	VDDQ
35	DQ25	127	DQ29	81	VSS	173	NC
36	DQS3	128	VDDQ	82	VDDID	174	DQ60
37	A4	129	DQS12	83	DQ56	175	DQ61
38	VDD	130	A3	84	DQ57	176	VSS
39	DQ26	131	DQ30	85	VDD	177	DQS16
40	DQ27	132	VSS	86	DQS7	178	DQ62
41	A2	133	DQ31	87	DQ58	179	DQ63
42	VSS	134	NC	88	DQ59	180	VDDQ
43	A1	135	NC	89	VSS	181	SA0
44	NC	136	VDDQ	90	NC	182	SA1
45	NC	137	CK0	91	SDA	183	SA2
46	VDD	138	CK0	92	SCL	184	VDDSPD
47	NC	139	VSS				

NC = No Connect; NU = Not Useable; DU = Do Not Use

Ordering Information

Part Number	Organization	Speed	SDRAM CAS Latency	Leads	Dimension	Power V _{DD} /V _{DDQ}
IBMB6N32644HGA - 75NT	32Mx64	PC2100	2.5	Gold	5.25" x 1.25" x 0.102"	2.5 V/2.5 V

x64 Non-Parity DDR Unbuffered SDRAM DIMM Block Diagram (1 Bank, x8 DDR SDRAMs)



Input/Output Functional Description

Symbol	Type	Polarity	Function
CK0, CK1, CK2	(SSTL)	Positive Edge	The positive line of the differential pair of system clock inputs which drives the input to the on-DIMM PLL. All the DDR SDRAM address and control inputs are sampled on the rising edge of their associated clocks.
$\overline{\text{CK0}}, \overline{\text{CK1}}, \overline{\text{CK2}}$	(SSTL)	Negative Edge	The negative line of the differential pair of system clock inputs which drives the input to the on-DIMM PLL.
CKE0	(SSTL)	Active High	Activates the SDRAM CK signal when high and deactivates the CK signal when low. By deactivating the clocks, CKE low initiates the Power Down mode, or the Self Refresh mode.
$\overline{\text{S0}}$	(SSTL)	Active Low	Enables the associated SDRAM command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
$\overline{\text{RAS}}, \overline{\text{CAS}}, \overline{\text{WE}}$	(SSTL)	Active Low	When sampled at the positive rising edge of the clock, $\overline{\text{CAS}}$, $\overline{\text{RAS}}$, and $\overline{\text{WE}}$ define the operation to be executed by the SDRAM.
V_{REF}	Supply		Reference voltage for SSTL-2 inputs
V_{DDQ}	Supply		Isolated power supply for the DDR SDRAM output buffers to provide improved noise immunity
BA0,1	(SSTL)	—	Selects which SDRAM bank of four is activated.
A0 - A9, A11, A10/AP	(SSTL)	—	During a Bank Activate command cycle, A0-A11 defines the row address (RA0-RA11) when sampled at the rising clock edge. During a Read or Write command cycle, A0-A9 defines the column address (CA0-CA9) when sampled at the rising clock edge. In addition to the column address, AP is used to invoke auto-precharge operation at the end of the burst read or write cycle. If AP is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged. If AP is low, autoprecharge is disabled. During a Precharge command cycle, AP is used in conjunction with BA0, BA1 to control which bank(s) to precharge. If AP is high, all banks will be precharged regardless of the state of BA0 or BA1. If AP is low, BA0 and BA1 are used to define which bank to precharge.
DQ0 - DQ63	(SSTL)	—	Data Input/Output pins.
DQS0 - DQS7 DQS9 - DQS16	(SSTL)	—	Data strobes: Output with read data, input with write data. Edge aligned with read data, centered on write data. Used to capture write data.
$V_{\text{DD}}, V_{\text{SS}}$	Supply		Power and ground for the DDR SDRAM input buffers and core logic
SA0 - 2		—	These signals are tied at the system planar to either V_{SS} or V_{DD} to configure the serial SPD EEPROM address range.
SDA		—	This bidirectional pin is used to transfer data into or out of the SPD EEPROM. A resistor must be connected from the SDA bus line to V_{DD} to act as a pullup.
SCL		—	This signal is used to clock data into and out of the SPD EEPROM. A resistor may be connected from the SCL bus time to V_{DD} to act as a pullup.
V_{DDSPD}	Supply		Serial EEPROM positive power supply.

**Serial Presence Detect** (Part 1 of 2)

Byte #	Description	SPD Entry Value	Serial PD Data Entry (Hexadecimal)	Notes
0	Number of Serial PD Bytes Written during Production	128	80	
1	Total number of bytes in Serial PD Device	256	08	
2	Fundamental Memory Type	SDRAM DDR	07	
3	Number of Row Addresses on Assembly	13	0D	
4	Number of Column Addresses on Assembly	10	0A	
5	Number of Physical Banks on DIMM	1	01	
6-7	Data Width of Assembly	x64	4000	
8	Voltage Interface Level of this Assembly	SSTL 2.5V	04	
9	SDRAM Device Cycle Time at CLX (CL = 2.5)	7.5ns	75	
10	SDRAM Device Access Time from Clock at CL = 2.5	0.75ns	75	
11	DIMM Configuration Type	Non-parity	00	
12	Refresh Rate/Type	7.8 μs/SR	82	
13	Primary SDRAM Device Width	x8	08	
14	Error Checking SDRAM Device Width	N/A	00	
15	SDRAM Device Attributes: Minimum Clock Delay, Random Column Access	1 Clock	01	
16	SDRAM Device Attributes: Burst Lengths Supported	2, 4, 8	0E	
17	SDRAM Device Attributes: Number of Device Banks	4	04	
18	SDRAM Device Attributes: CAS Latencies supported	2, 2.5	0C	
19	SDRAM Device Attributes: CS Latency	0	01	
20	SDRAM Device Attributes: WE Latency	1	02	
21	SDRAM Module Attributes	Unbuffered, Differential Clock	20	
22	SDRAM Device Attributes: General	AP, V _{DD} ± 0.2V	80	
23	Minimum Clock Cycle at CLX-0.5 (CL = 2)	8.0ns	80	
24	Maximum Data Access Time (t _{AC}) from Clock at CLX-0.5 (CL = 2)	± 0.75ns	75	
25	Minimum Clock Cycle Time at CLX-1 (CL = 1.5)	N/A	00	
26	Maximum Data Access Time (t _{AC}) from Clock at CLX-1 (CL = 1.5)	N/A	00	
27	Minimum Row Precharge Time (t _{RP})	20.0ns	50	
28	Minimum Row Active to Row Active Delay (t _{RRD})	15.0ns	3C	
29	Minimum RAS to CAS Delay (t _{RCD})	20.0ns	50	
30	Minimum Active to Precharge Time (t _{RAS})	45.0ns	2D	
31	Module Bank Density - 16Mx64	256MB	40	
32	Address and Command Setup Time before Clock	0.9ns	90	1
33	Address and Command Hold Time after Clock	0.9ns	90	
34	Data/Data Mask Input Setup Time before Clock	0.5ns	50	
35	Data/Data Mask Input Hold Time after Clock	0.5ns	50	
1. Setup and hold values assume a 1 Volt/ns slew rate. 2. cc = Checksum Data byte, 00-FF (Hex). 3. "MM" = Alphanumeric revision code, A-Z, 0-9. 4. mm = ASCII coded revision code byte "MM". 5. ww = Binary coded decimal week code, 01-52 (Decimal) 01-34 (Hex). 6. yy = Binary coded decimal year code, 00-99 (Decimal) 00-63 (Hex). 7. ss = Serial number data byte, 00-FF (Hex).				

Serial Presence Detect (Part 2 of 2)

Byte #	Description	SPD Entry Value	Serial PD Data Entry (Hexadecimal)	Notes
36-40	Reserved for VCSDRAM	Undefined	00	
41	Minimum Active/Auto Refresh Time (t_{RC})	65	41	
42-61	Reserved	Undefined	00	
62	SPD Revision	0	00	
63	Checksum for Bytes 0 - 62	Checksum Data	cc	2
64-71	Manufacturers' JEDEC ID Code	IBM	A400000000000000	
72	Module Manufacturing Location	MM	mm	3, 4
73-90	Module Part Number	ASCII 'B6N32644HGA -75NT'	423643332363434484741 2D37354E542020	
91-92	Module Revision Code	'A' plus ASCII blank	4120	
93-94	Module Manufacturing Date	Year/Week Code	yyww	5, 6
95-98	Module Serial Number	Serial Number	ssssssss	7
99-127	Reserved	Undefined	00	
128-255	Open for Customer Use	Undefined	00	

1. Setup and hold values assume a 1 Volt/ns slew rate.

2. cc = Checksum Data byte, 00-FF (Hex).

3. "MM" = Alphanumeric revision code, A-Z, 0-9.

4. mm = ASCII coded revision code byte "MM".

5. ww = Binary coded decimal week code, 01-52 (Decimal) 01-34 (Hex).

6. yy = Binary coded decimal year code, 00-99 (Decimal) 00-63 (Hex).

7. ss = Serial number data byte, 00-FF (Hex).

Absolute Maximum Ratings

Symbol	Parameter		Rating	Units
V_{IN}, V_{OUT}	Voltage on I/O pins relative to V_{SS}		-0.5 to $V_{DDQ} + 0.5$	V
V_{IN}	Voltage on Inputs relative to V_{SS}	SDRAM device	-0.5 to $+3.6$	V
		Serial PD device	-0.3 to $+6.5$	V
V_{DD}	Voltage on V_{DD} supply relative to V_{SS}		-0.5 to $+3.6$	V
V_{DDQ}	Voltage on V_{DDQ} supply relative to V_{SS}		-0.5 to $+3.6$	V
V_{DDSPD}	Voltage on V_{DDSPD} supply relative to V_{SS}		-0.3 to $+5.5$	V
T_A	Operating Temperature (Ambient)		0 to $+70$	$^{\circ}\text{C}$
T_{STG}	Storage Temperature (Plastic)		-55 to $+150$	$^{\circ}\text{C}$
P_D	Power Dissipation		TBD	W
I_{OUT}	Short Circuit Output Current		50	mA

Note: Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Capacitance

Parameter	Symbol	Max.	Units	Notes
Input Capacitance: $CK0, \overline{CK0}, CK1, \overline{CK1}, CK2, \overline{CK2}$	C_{I1}	12	pF	1
Input Capacitance: $A0-A12, BA0, BA1, \overline{WE}, \overline{RAS}, \overline{CAS}, CKE0, \overline{S0}$	C_{I2}	30	pF	1
Input Capacitance: $SA0-SA2, SCL$	C_{I4}	9	pF	1
Input/Output Capacitance $DQ0-63; DQS0-7, 9-16$	C_{IO1}	7	pF	1, 2
Input/Output Capacitance: SDA	C_{IO3}	11	pF	

- $V_{DDQ} = V_{DD} = 2.5V \pm 0.2V$, $f = 100$ MHz, $T_A = 25^{\circ}\text{C}$, $V_{OUT}(\text{DC}) = V_{DDQ}/2$, $V_{OUT}(\text{Peak to Peak}) = 0.2V$.
- DQS inputs are grouped with I/O pins reflecting the fact that they are matched in loading to DQ and DQS to facilitate trace matching at the board level.

Electrical Characteristics and DC Operating Conditions

($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{\text{DDQ}} = 2.5\text{V} \pm 0.2\text{V}$, $V_{\text{DD}} = +2.5\text{V} \pm 0.2\text{V}$, see AC Characteristics)

Symbol	Parameter		Min	Max	Units	Notes
V_{DD}	Supply Voltage		2.3	2.7	V	1
V_{DDQ}	I/O Supply Voltage		2.3	2.7	V	1
$V_{\text{SS}}, V_{\text{SSQ}}$	Supply Voltage I/O Supply Voltage		0	0	V	
V_{REF}	I/O Reference Voltage		1.15	1.35	V	1, 2
V_{TT}	I/O Termination Voltage (System)		$V_{\text{REF}} - 0.04$	$V_{\text{REF}} + 0.04$	V	1, 3
V_{DDSPD}	Supply Voltage SPD Supply Voltage		2.3	2.7	V	
$V_{\text{IH(DC)}}$	Input High (Logic1) Voltage		$V_{\text{REF}} + 0.15$	$V_{\text{DDQ}} + 0.3$	V	1
$V_{\text{IL(DC)}}$	Input Low (Logic0) Voltage		-0.3	$V_{\text{REF}} - 0.15$	V	1
$V_{\text{IN(DC)}}$	Input Voltage Level, CK and $\overline{\text{CK}}$ Inputs		-0.3	$V_{\text{DDQ}} + 0.3$	V	1
$V_{\text{ID(DC)}}$	Input Differential Voltage, CK and $\overline{\text{CK}}$ Inputs		0.30	$V_{\text{DDQ}} + 0.6$	V	1, 4
I_{I}	Input Leakage Current Any input $0\text{V} \leq V_{\text{IN}} \leq V_{\text{DD}}$ (All other pins not under test = 0V)	Address and control inputs	-40	40	μA	1
		DQ0-63; DQS0-7, 9-16	-5	5		
		CK0, $\overline{\text{CK0}}$ CK1, $\overline{\text{CK1}}$ CK2, $\overline{\text{CK2}}$	-15	15		
I_{OZ}	Output Leakage Current (DQs are disabled; $0\text{V} \leq V_{\text{out}} \leq V_{\text{DDQ}}$)	DQ0-63; DQS0-7, 9-16	-5	5	μA	1
		SDA	-1	1		
I_{OH}	Output High Current ($V_{\text{OUT}} = V_{\text{DDQ}} - 0.373\text{V}$, min V_{REF} , min V_{TT})		-16.8		mA	1
I_{OL}	Output Low Current ($V_{\text{OUT}} = 0.373$, max V_{REF} , max V_{TT})		16.8		mA	1


- Inputs are not recognized as valid until V_{REF} stabilizes.
- V_{REF} is expected to be equal to 0.5 V_{DDQ} of the transmitting device, and to track variations in the DC level of the same. Peak-to-peak noise on V_{REF} may not exceed 2% of the DC value.
- V_{TT} is not applied directly to the DIMM. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF} and must track variations in the DC level of V_{REF} .
- V_{ID} is the magnitude of the difference between the input level on CK and the input level on $\overline{\text{CK}}$.

AC Characteristics

(Notes 1-5 apply to the following Tables; Electrical Characteristics and DC Operating Conditions, AC Operating Conditions, Operating, Standby, and Refresh Currents, and Electrical Characteristics and AC Timing.)

1. All voltages referenced to V_{SS} .
2. Tests for AC timing, I_{DD} , and electrical, AC and DC characteristics, may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
3. Outputs measured with equivalent load. Refer to the AC Output Load Circuit below.
4. AC timing and I_{DD} tests may use a V_{IL} to V_{IH} swing of up to 1.5V in the test environment, but input timing is still referenced to V_{REF} (or to the crossing point for CK, $\overline{CK}$), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals is 1V/ns in the range between $V_{IL(AC)}$ and $V_{IH(AC)}$ unless otherwise specified.
5. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e. the receiver effectively switches as a result of the signal crossing the AC input level, and remains in that state as long as the signal does not ring back above (below) the DC input LOW (HIGH) level.

AC Output Load Circuit Diagram



AC Operating Conditions ($0\text{ }^{\circ}\text{C} \leq T_A \leq 70\text{ }^{\circ}\text{C}$; $V_{DDQ} = 2.5\text{V} \pm 0.2\text{V}$; $V_{DD} = 2.5\text{V} \pm 0.2\text{V}$, See AC Characteristics)

Symbol	Parameter/Condition	Min	Max	Unit	Notes
$V_{IH(AC)}$	Input High (Logic 1) Voltage.	$V_{REF} + 0.31$		V	1, 2
$V_{IL(AC)}$	Input Low (Logic 0) Voltage.		$V_{REF} - 0.31$	V	1, 2
$V_{ID(AC)}$	Input Differential Voltage, CK and $\overline{CK}$ Inputs	0.62	$V_{DDQ} + 0.6$	V	1, 2, 3
$V_{IX(AC)}$	Input Differential Pair Cross Point Voltage, CK and $\overline{CK}$ Inputs	$(0.5 \cdot V_{DDQ}) - 0.2$	$(0.5 \cdot V_{DDQ}) + 0.2$	V	1, 2, 4

1. Input slew rate = 1V/ns.
2. Inputs are not recognized as valid until V_{REF} stabilizes.
3. V_{ID} is the magnitude of the difference between the input level on CK and the input level on $\overline{CK}$.
4. The value of V_{IX} is expected to equal $0.5 \cdot V_{DDQ}$ of the transmitting device and must track variations in the DC level of the same.

Operating, Standby, and Refresh Currents ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{DDQ} = 2.5\text{V} \pm 0.2\text{V}$; $V_{DD} = 2.5\text{V} \pm 0.2\text{V}$, See AC Characteristics)

Symbol	Parameter/Condition	PC2100 $t_{CK} = 7.5\text{ns}$	Unit	Notes
I_{DD0}	Operating Current: one bank; active / precharge; $t_{RC} = t_{RC\text{ MIN}}$; $t_{CK} = t_{CK\text{ MIN}}$; DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	680	mA	1, 2
I_{DD1}	Operating Current: one bank; active / read / precharge; Burst = 2; $t_{RC} = t_{RC\text{ MIN}}$; CL = 2.5; $t_{CK} = t_{CK\text{ MIN}}$; $I_{OUT} = 0\text{mA}$; address and control inputs changing once per clock cycle	880	mA	1, 2
I_{DD2P}	Precharge Power-Down Standby Current: all banks idle; power-down mode; CKE $\leq V_{IL\text{ MAX}}$; $t_{CK} = t_{CK\text{ MIN}}$	120	mA	1, 2
I_{DD2N}	Idle Standby Current: $\overline{CS} \geq V_{IH\text{ MIN}}$; all banks idle; CKE $\geq V_{IH\text{ MIN}}$; $t_{CK} = t_{CK\text{ MIN}}$; address and control inputs changing once per clock cycle	280	mA	1, 2
I_{DD3P}	Active Power-Down Standby Current: one bank active; power-down mode; CKE $\leq V_{IL\text{ MAX}}$; $t_{CK} = t_{CK\text{ MIN}}$	120	mA	1, 2
I_{DD3N}	Active Standby Current: one bank; active / precharge; $\overline{CS} \geq V_{IH\text{ MIN}}$; CKE $\geq V_{IH\text{ MIN}}$; $t_{RC} = t_{RAS\text{ MAX}}$; $t_{CK} = t_{CK\text{ MIN}}$; DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	480	mA	1, 2
I_{DD4R}	Operating Current: one bank; Burst = 2; reads; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS outputs changing twice per clock cycle; CL = 2.5; $t_{CK} = t_{CK\text{ MIN}}$; $I_{OUT} = 0\text{mA}$	1320	mA	1, 2
I_{DD4W}	Operating Current: one bank; Burst = 2; writes; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS inputs changing twice per clock cycle; CL = 2.5; $t_{CK} = t_{CK\text{ MIN}}$	1200	mA	1, 2
I_{DD5}	Auto-Refresh Current: $t_{RC} = t_{RFC\text{ MIN}}$ $t_{RC} = 7.8\text{ }\mu\text{s}$	1360	mA	1, 2, 4
		132		
I_{DD6}	Self-Refresh Current: CKE $\leq 0.2\text{V}$	16	mA	1, 2, 3

1. I_{DD} specifications are tested after the device is properly initialized.

2. Input slew rate = 1V/ns.

3. Enables on-chip refresh and address counters.

4. Current at 7.8 μs is time averaged value of I_{DD5} at $t_{RFC\text{ MIN}}$ and I_{DD2P} over 7.8 μs .

AC Timing Specifications for DDR SDRAM Devices Used on Module

(0 °C ≤ T_A ≤ 70 °C; V_{DDQ} = 2.5V ± 0.2V; V_{DD} = 2.5V ± 0.2V, See AC Characteristics) (Part 1 of 2)

Symbol	Parameter		PC 2100		Unit	Notes
			Min	Max		
t _{AC}	DQ output access time from CK/ $\overline{\text{CK}}$		− 0.75	+ 0.75	ns	1, 2, 3, 4
t _{DQ_{SCK}}	DQS output access time from CK/ $\overline{\text{CK}}$		− 0.75	+ 0.75	ns	1, 2, 3, 4
t _{CH}	CK high-level width		0.45	0.55	t _{CK}	1, 2, 3, 4
t _{CL}	CK low-level width		0.45	0.55	t _{CK}	1, 2, 3, 4
t _{CK}	Clock cycle time	CL = 2.5	7.5	12	ns	1, 2, 3, 4
t _{CK}		CL = 2.0	8	12	ns	1, 2, 3, 4
t _{DH}	DQ and DM input hold time		0.5		ns	1, 2, 3, 4, 18, 19
t _{DS}	DQ and DM input setup time		0.5		ns	1, 2, 3, 4, 18, 19
t _{DIPW}	DQ and DM input pulse width (each input)		1.75		ns	1, 2, 3, 4
t _{HZ}	Data-out high-impedance time from CK/ $\overline{\text{CK}}$		− 0.75	+ 0.75	ns	1, 2, 3, 4, 5
t _{LZ}	Data-out low-impedance time from CK/ $\overline{\text{CK}}$		− 0.75	+ 0.75	ns	1, 2, 3, 4, 5
t _{DQSQ}	DQS-DQ skew (DQS & associated DQ signals)			+ 0.5	ns	1, 2, 3, 4
t _{DQSQA}	DQS-DQ skew (DQS & all DQ signals)			+ 0.5	ns	1, 2, 3, 4
t _{HP}	Minimum half clk period for any given cycle; defined by clk high (t _{CH}) or clk low (t _{CL}) time		t _{CH} or t _{CL}		t _{CK}	1, 2, 3, 4
t _{QH}	Data output hold time from DQS		t _{HP} − 0.75ns		t _{CK}	1, 2, 3, 4
t _{DQSS}	Write command to 1st DQS latching transition		0.75	1.25	t _{CK}	1, 2, 3, 4
t _{DQSL,H}	DQS input low (high) pulse width (write cycle)		0.35		t _{CK}	1, 2, 3, 4
t _{DSS}	DQS falling edge to CK setup time (write cycle)		0.2		t _{CK}	1, 2, 3, 4
t _{DSH}	DQS falling edge hold time from CK (write cycle)		0.2		t _{CK}	1, 2, 3, 4
t _{MRD}	Mode register set command cycle time		15		ns	1, 2, 3, 4
t _{WPRES}	Write preamble setup time		0		ns	1, 2, 3, 4, 7
t _{WPST}	Write postamble		0.40	0.60	t _{CK}	1, 2, 3, 4, 6
t _{WPRE}	Write preamble		0.25		t _{CK}	1, 2, 3, 4
t _{IH}	Address and control input hold time (fast slew rate)		0.9		ns	2, 3, 4, 11, 13, 14
t _{IS}	Address and control input setup time (fast slew rate)		0.9		ns	2, 3, 4, 11, 13, 14
t _{IH}	Address and control input hold time (slow slew rate)		1.0		ns	2, 3, 4, 12, 13, 14, 17

AC Timing Specifications for DDR SDRAM Devices Used on Module(0 °C ≤ T_A ≤ 70 °C; V_{DDQ} = 2.5V ± 0.2V; V_{DD} = 2.5V ± 0.2V, See AC Characteristics) (Part 2 of 2)

Symbol	Parameter	PC 2100		Unit	Notes
		Min	Max		
t _{IS}	Address and control input setup time (slow slew rate)	1.0		ns	2, 3, 4, 12, 13, 14, 17
t _{IPW}	Input pulse width	2.2		ns	2, 3, 4, 14
t _{RPRE}	Read preamble	0.9	1.1	t _{CK}	1, 2, 3, 4
t _{RPST}	Read postamble	0.40	0.60	t _{CK}	1, 2, 3, 4
t _{RAS}	Active to Precharge command	45	120,000	ns	1, 2, 3, 4
t _{RC}	Active to Active/Auto-refresh command period	65		ns	1, 2, 3, 4
t _{RFC}	Auto-refresh to Active/Auto-refresh command period	75		ns	1, 2, 3, 4
t _{RCD}	Active to Read or Write delay	20		ns	1, 2, 3, 4
t _{RAP}	Active to Read Command with Autoprecharge	20		ns	1, 2, 3, 4
t _{RP}	Precharge command period	20		ns	1, 2, 3, 4
t _{R RD}	Active bank A to Active bank B command	15		ns	1, 2, 3, 4
t _{WR}	Write recovery time	15		ns	1, 2, 3, 4
t _{DAL}	Auto precharge write recovery + precharge time	$\frac{t_{WR}}{t_{CK}} + \frac{t_{RP}}{t_{CK}}$		t _{CK}	1, 2, 3, 4, 16
t _{WTR}	Internal write to read command delay	1		t _{CK}	1, 2, 3, 4
t _{XSNR}	Exit self-refresh to non-read command	75		ns	1, 2, 3, 4
t _{XSRD}	Exit self-refresh to read command	200		t _{CK}	1, 2, 3, 4
t _{REFI}	Average Periodic Refresh Interval		7.8	μs	1, 2, 3, 4, 8
t _{QCS}	$\overline{QFC}$ setup time on Read	0.9	1.1	t _{CK}	1, 2, 3, 4, 15
t _{QCH}	$\overline{QFC}$ hold time on Read	0.4	0.6	t _{CK}	1, 2, 3, 4, 15
t _{QCSW}	Delay from CK edge of write command to $\overline{QFC}$ low on write		4.0	ns	1, 2, 3, 4, 9, 15
t _{QCHW}	$\overline{QFC}$ hold time on write	1.25	2.0	ns	1, 2, 3, 4, 10, 15

AC Timing Specification Notes

1. Input slew rate = 1V/ns.
2. The CK/ $\overline{\text{CK}}$ input reference level (for timing reference to CK/ $\overline{\text{CK}}$) is the point at which CK and $\overline{\text{CK}}$ cross: the input reference level for signals other than CK/ $\overline{\text{CK}}$, is V_{REF} .
3. Inputs are not recognized as valid until V_{REF} stabilizes.
4. The Output timing reference level, as measured at the timing reference point indicated in AC Characteristics (Note 3) is V_{TT} .
5. t_{HZ} and t_{LZ} transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).
6. The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
7. The specific requirement is that DQS be valid (high, low, or some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from high to low at this time, depending on t_{DQSS} .
8. A maximum of eight Auto refresh commands can be posted to any given DDR SDRAM device.
9. $\overline{\text{QFC}}$ is enabled as soon as possible after the rising CK edge that registers the Write command.
10. $\overline{\text{QFC}}$ is disabled as soon as possible after the last valid DQS edge transitions Low.
11. For command/address input slew rate ≥ 1.0 V/ns. Slew rate is measured between $V_{\text{OH}}(\text{AC})$ and $V_{\text{OL}}(\text{AC})$.
12. For command/address input slew rate ≥ 0.5 V/ns and < 1.0 V/ns. Slew rate is measured between $V_{\text{OH}}(\text{AC})$ and $V_{\text{OL}}(\text{AC})$.
13. CK/ $\overline{\text{CK}}$ slew rates are ≥ 1.0 V/ns.
14. These parameters guarantee device timing, but they are not necessarily tested on each device, and they may be guaranteed by design or tester characterization.
15. The specified timing is guaranteed assuming $\overline{\text{QFC}}$ is connected to a test load consisting of 20 pF to ground and a pull up resistor of 150 ohms to V_{ddq} .
16. For each of the terms in parentheses, if not already an integer, round to the next highest integer. t_{CK} is equal to the actual system clock cycle time. For example, for PC2100 at CL = 2.5, $t_{\text{DAL}} = (15\text{ns}/7.5\text{ns}) + (20\text{ns}/7.0\text{ns}) = 2 + 3 = 5$.

(Notes continue on the following page).

17. An input setup and hold time derating table is used to increase t_{IS} and t_{IH} in the case where the input slew rate is below 0.5 V/ns.

Input Slew Rate	Δt_{IS}	Δt_{IH}	Unit	Note
0.5 V/ns	0	0	ps	1, 2
0.4 V/ns	+ 50	0	ps	1, 2
0.3 V/ns	+ 100	0	ps	1, 2

1. Input slew rate is based on the lesser of the slew rates determined by either $V_{IH} (AC)$ to $V_{IL} (AC)$ or $V_{IH} (DC)$ to $V_{IL} (DC)$, similarly for rising transitions.
 2. These derating parameters may be guaranteed by design or tester characterization and are not necessarily tested on each device.

18. An input setup and hold time derating table is used to increase t_{DS} and t_{DH} in the case where the I/O slew rate is below 0.5 V/ns.

Input Slew Rate	Δt_{DS}	Δt_{DH}	Unit	Note
0.5 V/ns	0	0	ps	1, 2
0.4 V/ns	+ 75	+ 75	ps	1, 2
0.3 V/ns	+ 150	+ 150	ps	1, 2

1. I/O slew rate is based on the lesser of the slew rates determined by either $V_{IH} (AC)$ to $V_{IL} (AC)$ or $V_{IH} (DC)$ to $V_{IL} (DC)$, similarly for rising transitions.
 2. These derating parameters may be guaranteed by design or tester characterization and are not necessarily tested on each device.

19. An I/O Delta Rise, Fall Derating table is used to increase t_{DS} and t_{DH} in the case where DQ, DM, and DQS slew rates differ.

Delta Rise and Fall Rate	Δt_{DS}	Δt_{DH}	Unit	Note
0.0 ns/V	0	0	ps	1, 2, 3, 4
0.25 ns/V	+ 50	+ 50	ps	1, 2, 3, 4
0.5 ns/V	+ 100	+ 100	ps	1, 2, 3, 4

1. Input slew rate is based on the lesser of the slew rates determined by either $V_{IH} (AC)$ to $V_{IL} (AC)$ or $V_{IH} (DC)$ to $V_{IL} (DC)$, similarly for rising transitions.
 2. Input slew rate is based on the larger of AC to AC delta rise, fall rate and DC to DC delta rise, fall rate.
 3. The delta rise, fall rate is calculated as: $[1/(\text{slew rate 1})] - [1/(\text{slew rate 2})]$
 For example: slew rate 1 = 0.5 V/ns; slew rate 2 = 0.4 V/ns
 Delta rise, fall = $(1/0.5) - (1/0.4)$ [ns/V]
 = -0.5 ns/V
 Using the table above, this would result in an increase in t_{DS} and t_{DH} of 100 ps.
 4. These derating parameters may be guaranteed by design or tester characterization and are not necessarily tested on each device.

AC Timing for PC2100 - Applicable Specifications Expressed in Clock Cycles

(0 °C ≤ T_A ≤ 70 °C; V_{DDQ} = 2.5V ± 0.2V; V_{DD} = 2.5V ± 0.2V, See AC Characteristics)

Symbol	Parameter	PC2100 @ CL = 2.5		Units	Notes
		Min	Max		
t _{MRD}	Mode register set command cycle time	2		t _{CK}	1, 2, 3, 4
t _{WPRE}	Write preamble	0.25		t _{CK}	1, 2, 3, 4
t _{RAS}	Active to Precharge command	6	16000	t _{CK}	1, 2, 3, 4
t _{RC}	Active to Active/Auto-refresh command period	9		t _{CK}	1, 2, 3, 4
t _{RFC}	Auto-refresh to Active/Auto-refresh command period	10		t _{CK}	1, 2, 3, 4
t _{RCD}	Active to Read or Write delay	3		t _{CK}	1, 2, 3, 4
t _{RAP}	Active to Read Command with Autoprecharge	3		t _{CK}	1, 2, 3, 4
t _{RP}	Precharge command period	3		t _{CK}	1, 2, 3, 4
t _{RRD}	Active bank A to Active bank B command	2		t _{CK}	1, 2, 3, 4
t _{WR}	Write recovery time	2		t _{CK}	1, 2, 3, 4
t _{DAL}	Auto precharge write recovery + precharge time	5		t _{CK}	1, 2, 3, 4, 5
t _{WTR}	Internal write to read command delay	1		t _{CK}	1, 2, 3, 4
t _{XSNR}	Exit self-refresh to non-read command	10		t _{CK}	1, 2, 3, 4
t _{XSRD}	Exit self-refresh to read command	200		t _{CK}	1, 2, 3, 4

1. Input slew rate = 1V/ns.
2. The CK/ $\overline{\text{CK}}$ input reference level (for timing reference to CK/ $\overline{\text{CK}}$) is the point at which CK and $\overline{\text{CK}}$ cross: the input reference level for signals other than CK/ $\overline{\text{CK}}$, is V_{REF}.
3. Inputs are not recognized as valid until V_{REF} stabilizes.
4. The Output timing reference level, as measured at the timing reference point indicated in AC Characteristics (Note 3) is V_{TT}.
5. t_{HZ} and t_{LZ} transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).

Serial Presence Detect EEPROM DC Operating Conditions¹ ($V_{DD} = +3.3V \pm 0.3V$)

Symbol	Parameter	Min	Max	Units
V_{DD}	Supply voltage	3	3.6	V
V_{IH}	Input High voltage: Logic 1; all inputs	$V_{DD} \times 0.7$	$V_{DD} + 0.5$	V
V_{IL}	Input Low voltage: Logic 0; all inputs	-1	$V_{DD} \times 0.3$	V
V_{OL}	Output Low voltage: $I_{OUT} = 3mA$	—	0.4	V
I_{LI}	Input leakage current: $V_{IN} = GND$ to V_{DD}	—	10	μA
I_{LO}	Output leakage current: $V_{OUT} = GND$ to V_{DD}	—	10	μA
I_{SB}	Standby current: SCL = SDA = $V_{DD} - 0.3V$; All other inputs = GND or $3.3V + 10\%$	—	30	μA
I_{CC}	Power supply current: SCL clock frequency = 100 KHz	—	2	mA

1. All voltages referenced to V_{SS} .

Serial Presence Detect EEPROM AC Operating Conditions¹ ($V_{DD} = +3.3V \pm 0.3V$)

Symbol	Parameter	Min	Max	Units	Notes
t_{AA}	SCL LOW to SDA data-out valid	0.3	3.5	μs	
t_{BUF}	Time the bus must be free before a new transition can start	4.7		μs	
t_{DH}	Data-out hold time	300		ns	
t_F	SDA and SCL fall time		300	ns	
$t_{HD:DAT}$	Data-in hold time	0		μs	
$t_{HD:STA}$	Start condition hold time	4		μs	
t_{HIGH}	Clock HIGH period	4		μs	
t_I	Noise suppression time constant at SCL, SDA inputs		100	ns	
t_{LOW}	Clock LOW period	4.7		μs	
t_R	SDA and SCL rise time		1	μs	
t_{SCL}	SCL clock frequency		100	KHz	
$t_{SU:DAT}$	Data-in setup time	250		ns	
$t_{SU:STA}$	Start condition setup time	4.7		μs	
$t_{SU:STO}$	Stop condition setup time	4.7		μs	
t_{WRC}	WRITE cycle time		10	ms	2

1. All voltages referenced to V_{SS} .

2. The SPD EEPROM Write cycle time (t_{WRC}) is the time from a valid stop condition of a Write sequence to the end of the EEPROM internal erase/program cycle. During the Write cycle, the EEPROM bus interface circuit is disabled, SDA remains High due to pull-up resistor, and the EEPROM does not respond to its slave address.




Functional Description and Timing Diagrams

Refer to IBM 256 Mb Synchronous DDR DRAM datasheet (29L0011.E369974) for functional description and timing diagrams.

Refer to the IBM Application Notes *DDR Serial Presence Detect on Memory DIMMs and SDRAM Presence Detect Definitions*, for the Serial Presence Detect functional description and timings. All timing information refers to the timings at the SDRAM devices.

Layout Drawing for 32Mx64 1 Bank Unbuffered DIMM



**Revision Log**

Rev	Contents of Modification
12/00	Initial release.



© Copyright International Business Machines Corporation 2000

All Rights Reserved

Printed in the United States of America December 2000

The following are trademarks of International Business Machines Corporation in the United States, or other countries, or both.

IBM IBM Logo

Other company, product and service names may be trademarks or service marks of others.

All information contained in this document is subject to change without notice. The products described in this document are NOT intended for use in implantation or other life support applications where malfunction may result in injury or death to persons. The information contained in this document does not affect or change IBM product specifications or warranties. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. All information contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environments may vary.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN "AS IS" BASIS. In no event will IBM be liable for damages arising directly or indirectly from any use of the information contained in this document.

IBM Microelectronics Division
1580 Route 52, Bldg. 504
Hopewell Junction,
NY 12533-6351

The IBM home page can be found at
<http://www.ibm.com>

The IBM Microelectronics Division home page
can be found at <http://www.chips.ibm.com>

08J4504.H41527
12/00