

16M x 4 12/12 EDO DRAM

Features

- 16,777,216 word by 4 bit organization
- Single 3.3 ± 0.3 V power supply
- · Extended Data Out
- CAS before RAS Refresh
 - 4096 cycles/Retention Time
- RAS only Refresh
 - 4096 cycles/Retention Time
- 64ms Standard Power (SP) Retention Time
- 256ms Low Power (LP) Retention Time
- · Hidden Refresh
- Self Refresh (400μA) LP Version Only

- · Read-Modify-Write
- Performance:

		-50	-60
t_{RAC}	RAS Access Time	50ns	60ns
t_{CAC}	CAS Access Time	13ns	15ns
t _{AA}	Column Address Access Time	25ns	30ns
t _{RC}	Cycle Time	84ns	104ns
t _{HPC}	EDO (Hyper Page) Mode Cycle Time	20ns	25ns

• Max. Power Dissipation (-50)

- Active: 504mW

Standby (SP version): 2.0mAStandby (LP version): 0.2 mA


Package: SOJ-32 (400mil), TSOP-32 (400mil)

Description

The IBM0165405B/P is a dynamic RAM organized 16,777,216 words by 4 bits. This device is fabricated in IBM's most advanced CMOS silicon gate process technology. The circuit and process design allow this DRAM to achieve high performance and low power dissipation. The IBM0165405B/P operates with a single 3.3 ± 0.3 V power supply, and interfaces directly with either TTL or CMOS levels. The 24 addresses required to access any bit of data are

multiplexed (12 are strobed with \overline{RAS} , 12 are strobed with \overline{CAS}). They are packaged in a 32 pin plastic SOJ (400mil×825mil), and a 32 pin plastic TSOP type II (400mil×825mil). The IBM0165405P parts are low power devices supporting Self Refresh and a 256ms retention time.

Pin Assignments (Top View)



Pin Description

RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/write Input
A0 - A11	Address Inputs
ŌĒ	Output Enable
I/O0 - I/O3	Data Input/output
V _{CC}	Power (+3.3V)
V _{SS}	Ground

IBM0165405B IBM0165405P


16M x 4 12/12 EDO DRAM



Ordering Information

Part Number	Power	Self Refresh	Power Supply	Speed	Package	Notes
IBM0165405BJ3D-50	SP	No	3.3V	50ns	400mil SOJ 32	1
IBM0165405BJ3D-60	SP	No	3.3V	60ns	400mil SOJ 32	1
IBM0165405BT3D-50	SP	No	3.3V	50ns	400mil TSOP 32	1
IBM0165405BT3D-60	SP	No	3.3V	60ns	400mil TSOP 32	1
IBM0165405PT3D-50	LP	Yes	3.3V	50ns	400mil TSOP 32	1
IBM0165405PT3D-60	LP	Yes	3.3V	60ns	400mil TSOP 32	1

Block Diagram





Truth Table

Function		RAS	CAS	WE	ŌĒ	Row Address	Column Address	I/O0 - I/O3
Standby		Н	Н→Х	Х	Х	Χ	Х	High Impedance
Read		L	L	Н	L	Row	Col.	Data Out
Early-Write		L	L	L	Χ	Row	Col.	Data In
Delayed-Write		L	L	H→L	Н	Row	Col.	Data In
Read-Modify-Write		L	L	H→L	L→H	Row	Col.	Data Out, Data In
EDO (Hyper Page) Mode	1st Cycle	L	H→L	Н	L	Row	Col.	Data Out
Read	2nd Cycle	L	H→L	Н	L	N/A	Col.	Data Out
EDO (Hyper Page) Mode	1st Cycle	L	H→L	L	Х	Row	Col.	Data In
Write	2nd Cycle	L	H→L	L	Х	N/A	Col.	Data In
EDO (Hyper Page) Mode	1st Cycle	L	H→L	H→L	L→H	Row	Col.	Data Out, Data In
Read-Modify-Write	2nd Cycle	L	H→L	H→L	L→H	N/A	Col.	Data Out, Data In
RAS-Only Refresh	,	L	Н	Х	Х	Row	N/A	High Impedance
CAS-Before-RAS Refresh		H→L	L	Н	Х	Х	N/A	High Impedance
Hildry Defeat	Read	L→H→L	L	Н	L	Row	Col.	Data Out
Hidden Refresh	Write	L→H→L	L	L→H	Х	Row	Col.	Data In
Self Refresh (LP version only)		H→L	L	Н	Х	Х	Х	High Impedance



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units	Notes
V _{CC}	Power Supply Voltage	-0.5 to 4.6	V	1
V _{IN}	Input Voltage	-0.5 to min (V _{CC} +0.5, 4.6)	V	1
V _{OUT}	Output Voltage	-0.5 to min (V _{CC} +0.5, 4.6)	V	1
T _{OPR}	Operating Temperature	0 to +70	°C	1
T _{STG}	Storage Temperature	-55 to +150	°C	1
P_{D}	Power Dissipation	1.0	W	1
I _{OUT}	Short Circuit Output Current	50	mA	1

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions (T_A=0 to 70°C)

Symbol	Parameter	Min.	Тур.	Max.	Units	Notes
V _{CC}	Supply Voltage	3.0	3.3	3.6	V	1
V_{IH}	Input High Voltage	2.0	_	V _{CC} + 0.3	V	1,2
V _{IL}	Input Low Voltage	-0.3	_	0.8	V	1,2

^{1.} All voltages referenced to V_{SS}.

Capacitance ($T_A=0$ to +70°C, $V_{CC}=3.3\pm0.3V$, f=1MHz)

Symbol	Parameter	Min.	Max.	Units
C _{I1}	Input Capacitance (A0 - A11)	_	5	pF
C _{I2}	Input Capacitance (RAS, CAS, WE, OE)	<u>—</u>	7	pF
C _{I3}	Data I/O Capacitance (I/O0 - I/O3)	_	7	pF

^{2.} V_{IH} may overshoot to V_{CC} + 2.0V for pulse widths of \leq 4.0ns with 3.3 Volt. V_{IL} may undershoot to -2.0V for pulse widths \leq 4.0ns with 3.3 Volt. Pulse widths measured at 50% points with amplitude measured peak to DC reference



DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 3.3 \pm 0.3V)

Symbol	Parameter		Min.	Max.	Units	Notes
I _{CC1}	Operating Current Average Power Supply Operating Current	-50	_	140	mA	1, 2, 3
-001	(RAS, CAS, Address Cycling: t _{RC} = t _{RC} min)	-60	_	115		
I _{CC2}	Standby Current (TTL) Power Supply Standby Current (RAS = CAS = V _{IH})		_	2	mA	
I _{CC3}	RAS Only Refresh Current Average Power Supply Current, RAS Only Mode	-50	_	130	mA	1, 3
000	(RAS Cycling, $\overline{CAS} = V_{IH}$: $t_{RC} = t_{RC}$ min)		_	110		
I _{CC4}	EDO (Hyper Page) Mode Current Average Power Supply Current, Hyper Page Mode	-50	_	100	mA	1, 2, 3
004	$(RAS = V_{IL}, CAS, Address Cycling: t_{PC} = t_{PC} min)$		_	80		
I _{CC5}	Standby Current (CMOS)	LP version	_	200	μΑ	
	Power Supply Standby Current (RAS = CAS = V_{CC} - 0.2V)		_	1	mA	
I _{CC6}	CAS Before RAS Refresh Current Average Power Supply Current, CAS Before RAS Mode	-50	_	140	mA	1, 2
	$(\overline{RAS}, \overline{CAS}, Cycling: t_{RC} = t_{RC} min)$	-60	_	115		
I _{CC7}	Self Refresh Current (LP version only) Average Power Supply Current during Self Refresh CBR cycle with RAS \geq t _{RASS} (min); CAS held low; $\overline{\text{WE}} = \text{V}_{\text{CC}}$ - 0.2V; Addresses and $\text{D}_{\text{IN}} = \text{V}_{\text{CC}}$ - 0.2V or 0.2V.		_	400	μΑ	
I _{I(L)}	Input Leakage Current Input Leakage Current, any input $(0.0 \ge V_{IN} \ge V_{CC})$, All Other Pins Not Under Test = 0V		-2	+2	μΑ	
I _{O(L)}	Output Leakage Current (D _{OUT} is disabled, $0.0 \ge V_{OUT} \ge V_{CC}$)		-2	+2	μΑ	
V _{OH}	Output High Level (TTL) Output "H" Level Voltage (I _{OUT} = -2mA)		2.4	_	V	
V _{OL}	Output Low Level (TTL) Output "L" Level Voltage (I _{OUT} = +2mA)		_	0.4	V	

^{1.} I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.

^{2.} I_{CC1} , I_{CC4} depend on output loading. Specified values are obtained with the output open.

^{3.} Column address can be changed once or less while $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$.



AC Characteristics ($T_A=0$ to +70°C, $V_{CC}=3.3\pm0.3V$)

- 1. An initial pause of 100µs is required after power-up followed by 8 RAS only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles is required.
- 2. AC measurements assume t_T=2ns.
- 3. V_{IH}(min.) and V_{IL}(max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
- 4. Valid column addresses are only A0 through A11.

Read, Write, Read-Modify-Write and Refresh Cycle (Common Parameters)

Symbol	Parameter	-6	50	-6	60	Units	Notes
Symbol	Falanetei	Min.	Max.	Min.	Max.	Ullis	Notes
t _{RC}	Random Read or Write Cycle Time	84	_	104	_	ns	1
t_{RP}	RAS Precharge Time	30	_	40	_	ns	
t _{CP}	CAS Precharge Time	8	_	10	_	ns	
t _{RAS}	RAS Pulse Width	50	100k	60	100k	ns	1
t _{CAS}	CAS Pulse Width	8	100k	10	100k	ns	1
t _{ASR}	Row Address Setup Time	0	_	0	_	ns	
t _{RAH}	Row Address Hold Time	7	_	10	_	ns	
t _{ASC}	Column Address Setup Time	0	_	0	_	ns	
t _{CAH}	Column Address Hold Time	7	_	10	_	ns	
t _{RCD}	RAS to CAS Delay Time	11	37	14	45	ns	2
t _{RAD}	RAS to Col. Address Delay Time	9	25	12	30	ns	3
t _{RSH}	RAS Hold Time	8	_	10	_	ns	
t _{CSH}	CAS Hold Time	40	_	50	_	ns	1
t _{CRP}	CAS to RAS Precharge Time	5	_	5	_	ns	1
t _{DZO}	OE Delay Time From D _{IN}	0	_	0	_	ns	5
t _{DZC}	CAS Delay Time From D _{IN}	0	_	0	_	ns	5
t _T	Transition Time (Rise and Fall)	1	50	1	50	ns	6

- 1. In a Test Mode Read cycle, the value of t_{RAC}, t_{AA}, t_{CAC} and t_{CPA} are delayed by 5ns from the specified value. These parameters must be adjusted in Test Mode cycles by adding 5ns to the specified value. Associated timings must also be adjusted by 5ns.
- 2. Operation within the t_{RCD}(max.) limit ensures that t_{RAC}(max.) can be met. t_{RCD}(max.) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max.) limit, then access time is controlled by t_{CAC}.
- 3. Operation within the t_{RAD} (max.) limit ensures that t_{RAD} (max.) can be met. t_{RAD} (max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (max.) limit, then access time is controlled by t_{AA} .
- 4. Either t_{CDD} or t_{ODD} must be satisfied.
- 5. Either t_{DZC} or t_{DZO} must be satisfied.
- 6. AC measurements assume t_T = 2ns.



Write Cycle

Coursels al	Description		50	-6	60	Llaita	Notes
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	
t _{wcs}	Write Command Set Up Time	0	_	0	_	ns	1
t _{WCH}	Write Command Hold Time	7	_	10	_	ns	
t _{WP}	Write Command Pulse Width	7	_	10	_	ns	
t _{RWL}	Write Command to RAS Lead Time	8	_	10	_	ns	
t _{CWL}	Write Command to CAS Lead Time	8	_	10	_	ns	
t _{OED}	OE to D _{IN} Delay Time	13	_	15	_	ns	4
t _{DS}	D _{IN} Setup Time	0	_	0	_	ns	3
t _{DH}	D _{IN} Hold Time	7	_	10	_	ns	3

^{1.} t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS}(min.), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If t_{RWD} ≥ t_{RWD}(min.), t_{CWD} ≥ t_{CWD}(min.), t_{AWD} ≥ t_{AWD}(min.), and t_{CPWD} ≥ t_{CPWD}(min.)(Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

^{2.} Either t_{CDD} or t_{OED} must be satisfied.

^{3.} These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in Read-Modify-Write cycles.



Read Cycle

Symbol	Parameter	[50	-60		Units	Notes
Symbol	Falametei	Min.	Max.	Min.	Max.	Offics	Notes
t _{RAC}	Access Time from RAS	_	50	_	60	ns	1, 2, 3, 5
t _{CAC}	Access Time from CAS	_	13	_	15	ns	1, 2, 5
t _{AA}	Access Time from Address	_	25	_	30	ns	1, 2, 5
t _{OEA}	Access Time From OE	_	13	_	15	ns	1, 5
t _{RCS}	Read Command Setup Time	0	_	0	_	ns	
t _{RCH}	Read Command Hold Time to CAS	0	_	0	_	ns	4
t _{RRH}	Read Command Hold Time to RAS	0	_	0	_	ns	
t _{RAL}	Column Address to RAS Lead Time	25	_	30	_	ns	1
t _{CLZ}	CAS to Output in Low-Z	0	_	0	_	ns	5
t _{OEZ}	Output Buffer Turn-Off Delay From OE	0	13	0	15	ns	7
t _{CDD}	CAS to D _{IN} Delay Time	13	_	15	_	ns	4
t _{OFF}	Output Buffer Turn-Off Delay	0	13	0	15	ns	7
t _{OES}	OE Setup Time Prior to CAS	5	_	5	_	ns	
t _{ORD}	OE Setup Time Prior to RAS (Hidden Refresh)	0	_	0	_	ns	

- 1. In a Test Mode Read cycle, the value of t_{RAC}, t_{AA}, t_{CAC} and t_{CPA} are delayed by 5ns from the specified value. These parameters must be adjusted in Test Mode cycles by adding 5ns to the specified value. Associated timings must also be adjusted by 5ns.
- 2. Operation within the t_{RCD}(max.) limit ensures that t_{RAC}(max.) can be met. t_{RCD}(max.) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max.) limit, then access time is controlled by t_{CAC}.
- 3. Operation within the t_{RAD} (max.) limit ensures that t_{RAD} (max.) can be met. t_{RAD} (max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (max.) limit, then access time is controlled by t_{AA} .
- 4. Either t_{CDD} or t_{OED} must be satisfied.
- 5. Measured with the specified current load and 100pF.
- 6. Either $t_{\mbox{\scriptsize RCH}}$ or $t_{\mbox{\scriptsize RRH}}$ must be satisfied for a read cycle.
- 7. t_{OFF}(max.) and t_{OEZ}(max.) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.



Read-Modify-Write Cycle

Symbol	Parameter		50	-6	60	Units	Notes 1 1
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	
t _{RWC}	Read-Modify-Write Cycle Time	109	_	135	_	ns	
t _{RWD}	RAS to WE Delay Time	65	_	79	_	ns	1
t _{CWD}	CAS to WE Delay Time	28	_	34	_	ns	1
t _{AWD}	Column Address to WE Delay Time	40	_	49	_	ns	1
t _{OEH}	OE Command Hold Time	7	_	10	_	ns	

^{1.} t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS}(min.), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If t_{RWD} ≥ t_{RWD}(min.), t_{CWD} ≥ t_{CWD}(min.), t_{AWD} ≥ t_{AWD}(min.), and t_{CPWD} ≥ t_{CPWD}(min.)(Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

Extended Data Out (Hyper Page) Mode Cycle

Symbol	D		-50		-60		NI-1-
	Parameter		Max.	Min.	Max.	Units	Notes
t _{HCAS}	CAS Pulse Width (Hyper Page Mode)	8	100K	10	10K	ns	
t _{HPC}	Hyper Page Mode Cycle Time (Read/Write)	20	_	25	_	ns	
t _{HPRWC}	Hyper Page Mode Read Modify Write Cycle Time	54	_	66	_	ns	
t_{DOH}	Data-out Hold Time from CAS	5	_	5	_	ns	
t_{WHZ}	Output buffer Turn-Off Delay from WE	0	10	0	10	ns	
t_{WPZ}	WE Pulse Width to Output Disable at CAS High	7	_	10	_	ns	
t _{CPRH}	RAS Hold Time from CAS Precharge	27	_	35	_	ns	
t _{CPA}	Access Time from CAS Precharge	_	27	_	35	ns	1
t _{RASP}	Hyper Page Mode RAS Pulse Width	50	200K	60	200K	ns	
t _{OEP}	OE High Pulse Width	5	_	10	_	ns	
t _{OEHC}	OE High Hold Time from CAS High	5	_	10	_	ns	

^{1.} Measured with the specified current load and 100pF at V_{OL} = 0.8V and V_{OH} = 2.0V.



Self Refresh Cycle - Low Power Version Only

Cumbal	Parameter	-50		-60		Units	Notes
Symbol		Min.	Max.	Min.	Max.	Units	Notes
t _{RASS}	RAS Pulse Width During Self Refresh Cycle	100	_	100	_	μs	1
t _{RPS}	RAS Precharge Time During Self Refresh Cycle	84	_	104	_	ns	1
t _{CHS}	CAS Hold Time During Self Refresh Cycle	-50	_	-50	_	ns	1

When using Self Refresh mode, the following refresh operations must be performed to ensure proper DRAM operation:
 If row addresses are being refreshed in an EVENLY DISTRIBUTED manner over the refresh interval using CBR refresh cycles,
 then only one CBR cycle must be performed immediately after exit from Self Refresh.
 If row addresses are being refreshed in any other manner (ROR- Distributed/Burst; or CBR-Burst) over the refresh interval, then a
 full set of row refreshes must be performed immediately before entry to and immediately after exit from Self Refresh.


Refresh Cycle

Symbol	Parameter		-50		-60		11-76-	Nista	
			Min.	Max.	Min.	Max.	Units	Notes	
t _{CSR}	CAS Setup Time (CAS before RAS Refresh Cycle)		5	_	5	_	ns		
t _{CHR}	CAS Hold Time (CAS before RAS Refresh Cycle)		5	_	10	_	ns		
t_{WRP}	WE Setup Time (CAS before RAS Refresh Cycle)		5	_	10	_	ns		
t _{WRH}	WE Hold Time (CAS before RAS Refresh Cycle)		5	_	10	_	ns		
t_{RPC}	RAS Precharge to CAS Hold Time		5	_	5	_	ns		
t _{REF}	Refresh Period		SP version	_	64	_	64	ma	1
		LP version	_	256	_	256	ms	1	

^{1. 8192} cycles for RAS Only Refresh; 4096 cycles for CBR Refresh.




Read Cycle






Write Cycle (Early Write)






Write Cycle (Delayed Write)






Read-Modify-Write Cycle






EDO (Hyper Page) Mode Read Cycle






EDO (Hyper Page) Mode Read Cycle (OE Control)






EDO (Hyper Page) Mode Read Cycle (WE Control)



IBM

16M x 4 12/12 EDO DRAM

EDO (Hyper Page) Mode Early Write Cycle






OE = Don't care




EDO (Hyper Page) Mode Late Write Cycle






EDO (Hyper Page) Mode Read Modify Write Cycle






RAS Only Refresh Cycle



$$\begin{array}{c} V_{\text{OH}\,-} \\ \\ D_{\text{OUT}} \\ \\ V_{\text{OL}\,-} \end{array} \\ \begin{array}{c} \text{Hi-Z} \\ \\ \end{array}$$




NOTE: $\overline{\text{WE}}$, $\overline{\text{OE}}$ and D_{IN} are "H" or "L"

IEM

16M x 4 12/12 EDO DRAM


CAS Before **RAS** Refresh Cycle







Hidden Refresh Cycle (Read)




IBM0165405B IBM0165405P

16M x 4 12/12 EDO DRAM




Hidden Refresh Cycle (Write)





Self Refresh Cycle (Sleep Mode) - Low Power version only







NOTE: Address and OE are "H" or "L"


Once t_{RASS} (min) is provided and RAS remains low, the DRAM will be in Self Refresh, commonly known as "Sleep Mode."



Package Dimensions (400 mil; 32 lead; Small Outline J-Lead)










NOTE: All dimensions are in millimeters. Reference JEDEC Standard MS-027



Package Dimensions (400 mil; 32 lead; Thin Small Outline Package)







NOTE: All dimensions are in millimeters. Reference JEDEC Standard MS-024

Detail A

Discontinued (12/98 - last order; 3/99 last ship)

IBM0165405B IBM0165405P **16M x 4 12/12 EDO DRAM**



Revision Log

Revision	Contents of Modification		
1/2/97	Initial specification release.		
	1. WE for the Hidden Refresh Write cycle in the Truth Table was changed from "H" to "L→H".		
	2. t _{OED} was moved from the Common Parameters table to the Write Cycle Parameters Table.		
	 The note "Implementing WE at RAS time during a Read or Write cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs." was removed from all of the Read and Write timing diagrams. 		
	4. t _{ODD} was changed to t _{OED} in notes in the Write Cycle and Read Cycle Parameters tables.		
03/19/97	5. "Hyper Page Mode" was changed to "EDO (Hyper Page) Mode" in the timing diagram titles.		
	6. Removed the Test Mode parameters and timing diagrams.		
	7. LVTTL/LVCMOS changed to TTL/CMOS.		
	8. LVCMOS currents were removed.		
	9. Power numbers on the spec cover were recalculated.		

Discontinued (8/98 - last order; 12/98 last ship)



© International Business Machines Corp.1997

Printed in the United States of America All rights reserved

IBM and the IBM logo are registered trademarks of the IBM Corporation.

This document may contain preliminary information and is subject to change by IBM without notice. IBM assumes no responsibility or liability for any use of the information contained herein. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. The products described in this document are not intended for use in implantation or other direct life support applications where malfunction may result in direct physical harm or injury to persons. NO WARRANTIES OF ANY KIND, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, ARE OFFERED IN THIS DOCUMENT.

For more information contact your IBM Microelectronics sales representative or visit us on World Wide Web at http://www.chips.ibm.com

IBM Microelectronics manufacturing is ISO 9000 compliant.