

Data Sheet July 1999 File Number 4624.1

Radiation Hardened Dual JK Flip Flop

Intersil's Satellite Applications FlowTM (SAF) devices are fully tested and guaranteed to 100kRAD total dose. These QML Class T devices are processed to a standard flow intended to meet the cost and shorter lead-time needs of large volume satellite manufacturers, while maintaining a high level of reliability.

The Intersil HCTS109T is a Radiation Hardened Dual JK Flip Flop with set and reset. The flip flop changes state with the positive transition of the clock (CP1 or CP2).

Specifications

Specifications for Rad Hard QML devices are controlled by the Defense Supply Center in Columbus (DSCC). The SMD numbers listed below must be used when ordering.

Detailed Electrical Specifications for the HCTS109T are contained in SMD 5962-95769. A "hot-link" is provided from our website for downloading.

www.intersil.com/spacedefense/newsafclasst.asp

Intersil's Quality Management Plan (QM Plan), listing all Class T screening operations, is also available on our website.

www.intersil.com/quality/manuals.asp

Ordering Information

ORDERING NUMBER	PART NUMBER	TEMP. RANGE (°C)
5962R9576901TEC	HCTS109DTR	-55 to 125
5962R9576901TXC	HCTS109KTR	-55 to 125


NOTE: Minimum order quantity for -T is 150 units through distribution, or 450 units direct.

Features


- QML Class T, Per MIL-PRF-38535
- · Radiation Performance
 - Gamma Dose (γ) 1 x 10⁵ RAD(Si)
 - Latch-Up Free Under Any Conditions
 - SEP Effective LET No Upsets: >100 MEV-cm²/mg
 - Single Event Upset (SEU) Immunity < 2 x 10⁻⁹ Errors/Bit-Day (Typ)
- 3 Micron Radiation Hardened SOS CMOS
- · Significant Power Reduction Compared to LSTTL ICs
- DC Operating Voltage Range: 4.5V to 5.5V
- LSTTL Input Logic Compatibility
 - $V_{IL} = 0.8V Max$
 - V_{IH} = V_{CC/2} Min
- Input Current Levels Ii ≤ 5mA at V_{OL}, V_{OH}

Pinouts


HCTS109T (SBDIP), CDIP2-T16 TOP VIEW



HCTS109T (FLATPACK), CDFP4-F16 TOP VIEW



Functional Diagram



TRUTH TABLE

INPUTS			OUTPUTS			
S	R	СР	J	K	Q	Q
L	Н	Х	Х	Х	Н	L
Н	L	Х	Х	Х	L	Н
L	L	Х	Х	Х	Ηţ	H†
Н	Н		L	L	L	Н
Н	Н		Н	L	Toggle	
Н	Н		L	Н	No Change	
Н	Н		Н	Н	Н	L
Н	Н	L	Х	Х	No Change	

 $[\]dagger$ Unpredictable and unstable condition if both \overline{S} and \overline{R} go high simultaneously.

Die Characteristics

DIE DIMENSIONS:

 $2261 \mu m \ x \ 2235 \mu m \ x \ 533 \mu m \ \pm 51 \mu m)$

89 x 88 x 21mils ±2mil

METALLIZATION:

Type: Al Si

Thickness: 11kÅ 1kÅ

SUBSTRATE POTENTIAL:

Unbiased Silicon on Sapphire

BACKSIDE FINISH:

Sapphire

PASSIVATION:

Type: Silox (S_iO₂)

Thickness: 13kÅ ±2.6kÅ

WORST CASE CURRENT DENSITY:

< 2.0e5 A/cm²

TRANSISTOR COUNT:

268

PROCESS:

CMOS SOS

Metallization Mask Layout

HCTS109T R1 V_{CC} (16) (2) (1) $(15) \overline{R2}$ K1 (3) (14) J2 CP1 (4) S1 (5) (13) K2 Q1 (6) (12) CP2 (11) S2 Q1 (7) (10)Q2 GND Q2

NOTE: The die diagram is a generic plot form a similar HCS device. It is intended to indicate approximate die size and bond pad location. The mask series for the HCTS109 is TA14440A.

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com