

# *HIP0050*

## 0.3A/50V Octal Low Side Power Driver with Serial Bus Control and Over-Current Fault Flag

December 1996

## Features

- · Octal NDMOS Output Drivers in a High Voltage **Power BiMOS Process** 
  - Each Capable of Sinking 300mA
  - Low Idle and Standby Current
- Over-Stress Protection Each Output:
  - Over-Current Latch Off ...... 300mA Min
  - Over-Voltage Clamp . . . . . . . . . 50V Typ
- Thermal Shutdown with Hysteresis
- Serial Data Input, Parallel Output Power Drive
- . Short Circuit Latch Off for Each Output
- **Common Enable for Output Drivers and Data Storage Register**
- · Ambient Operating Temperature Range....-40°C to 85°C
  - Optional 125°C Maximum Ambient Operating Temperature Range (Dissipation Limited)

## **Applications**

- Automotive and Industrial Systems
- · Solenoids, Relays and Lamp Drivers
- Logic and μP Controlled Drivers
- Robotic Controls

## Description


The HIP0050 is a logic controlled, eight channel Octal Low Side Power Driver. As shown in the block diagram, the outputs are controlled via the serial data interface which allows the data to be shifted out, allowing control of other cascaded serial devices. If an Over-Current (OC) short circuit exists in one output, it may be independently shutdown while the other outputs remain in operation. When a shorted output is latched off, it may be turned back on when the next serial input data is latched. A fault flag (FLT) is set to a low status to indicate current-limited shutdown. The outputs are independently latched off when an OC fault is detected. The fault latch is cleared on the next data strobe. Over-Temperature (OT) shutdown is provided with hysteresis to force global shutdown of all output drivers. Shutdown is maintained until the on-chip temperature falls below the minimum hysteresis threshold point.


The HIP0050 is fabricated in a Power BiMOS IC process, and is intended for use in automotive and other applications having a wide range of temperature and electrical stress conditions. It is particularly suited for driving lamps, displays, relays, and solenoids in applications where low operating power, high breakdown voltage, and high output current at high temperature is required. Higher current needs can be met by paralleling adjacent output drivers.

## Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
HIP050IP	-40 to 85	20 Ld PDIP	E20.3
HIP0050IB	-40 to 85	24 Ld SOIC	M24.3

### **Pinouts**





# Block Diagram



# **Output Control Logic Table**

STROBE	8-BIT SERIAL DATA (LATCHED)										OUT	PUT				
几	D1	D2	D3	D4	D5	D6	D7	D8	DR1	DR2	DR3	DR4	DR5	DR6	DR7	DR8
几	0	0	0	0	0	0	0	0	OFF							
几	1	0	0	0	0	0	0	0	ON	OFF						
<b></b>	1	1	0	0	0	0	0	0	ON	ON	OFF	OFF	OFF	OFF	OFF	OFF
7	1	1	1	0	0	0	0	0	ON	ON	ON	OFF	OFF	OFF	OFF	OFF
几	1	1	1	1	0	0	0	0	ON	ON	ON	ON	OFF	OFF	OFF	OFF
	0	0	0	0	1	1	1	1	OFF	OFF	OFF	OFF	ON	ON	ON	ON
	1	1	1	1	1	1	1	1	ON							

## HIP0050

# 

## **Thermal Information**

	$\theta_{JC}$ (°C/W) $\dagger$	θ <sub>JA</sub> (°C	C/W) ††
Package		0	2
PDIP	10	50	35
SOIC	10	60	40

<sup>†</sup> Versus Additional Square Inches 1oz. copper on PCB.

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## **Operating Conditions**

(Lead Tips Only)

Typical Logic Supply Voltage, V <sub>CC</sub> +5V	Power Output Driver Voltage Range 0 to V <sub>OC</sub>
I <sub>CC</sub> Supply Current, with 200mA each Output 2mA	Power Output Driver Current Load, I <sub>DR</sub> 0 to I <sub>CL</sub>
I <sub>CC</sub> Supply Current, with No Load 2mA	Typical Output r <sub>DSON</sub> Channel Resistance 2Ω
Input Low Voltage 1.0V	Typical Output Rise Time
Input High Voltage 3.5V	Typical Output Fall Time

## **Electrical Specifications** $V_{CC} = 4.5 \text{V}$ to 5.5 V, $V_{BATT} = 8 \text{V}$ to 16 V, $T_A = -40 ^{\circ}\text{C}$ to 85 °C; Unless Otherwise Specified

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
OUTPUTS DRIVERS (DR0 TO D	R7)					•
Output Channel Resistance	r <sub>DSON</sub>	Output Current = 200mA, T <sub>A</sub> = 85°C	-	2	4.0	Ω
Output Over-Current Shutdown Threshold	I <sub>CL</sub>		300	-	500	mA
Output Clamping Voltage	V <sub>oc</sub>	Outputs OFF	42	50	58	V
Output Clamping Energy	E <sub>OC</sub>	1ms Single Pulse Width, T <sub>A</sub> = 25°C, (Refer to Figure 2 for SOA).	-	25	-	mJ
Output OFF Leakage Current	I <sub>OFF</sub>	Output Voltage = 40V, T <sub>A</sub> = 85°C	-	-	10	μΑ
Output Rise Time	t <sub>RISE</sub>	Load = $75\Omega$ , $0.01\mu$ F (Parallel)	0.5	4	30	μs
Output Fall Time	t <sub>FALL</sub>	Load = 75Ω, 0.01μF (Parallel)	0.5	10	30	μs
Output Delay from Strobe, High to Low Output Transition	t <sub>DHL</sub>		1	4	10	μs
Output Delay from Strobe, Low to High Output Transition	t <sub>DLH</sub>		0.2	2.6	10	μs
LOGIC SUPPLY						
Logic Supply Current, Loaded	I <sub>CC</sub>	All Outputs ON, 0.2A Load Per Output	-	2	4	mA
Logic Supply Current, No Load	I <sub>CC</sub>	All Outputs OFF	-	2	4	mA
Logic Supply Under-Voltage Reset Threshold		All Outputs OFF	3.5	-	4	V
LOGIC INPUTS (EN, SI, SCK, S	ΓR)					
Threshold Voltage at Falling Edge	V <sub>T</sub> -	V <sub>CC</sub> = 5V ±10%	0.2V <sub>CC</sub>	0.3V <sub>CC</sub>	-	V
Threshold Voltage at Rising Edge	V <sub>T</sub> +	V <sub>CC</sub> = 5V ±10%	-	0.6V <sub>CC</sub>	0.7V <sub>CC</sub>	V
Hysteresis Voltage	$V_{H}$	V <sub>T</sub> + - V <sub>T</sub> -	0.85	1.4	2.25	V
Leakage Current	I <sub>LIN</sub>		-10	-	10	μΑ
SERIAL DATA CLOCK (SCK) (R		re 1 for Waveform Detail)				•
Frequency	f <sub>SCK</sub>		-	-	1.6	MHz
Pulse Width High	t <sub>W(SCKH)</sub>		-	27	175	ns

<sup>††</sup> Standard Test Board, 0.002 diameter T/C located at lead shoulder, middle lead.

**Electrical Specifications**  $V_{CC} = 4.5 \text{V}$  to 5.5 V,  $V_{BATT} = 8 \text{V}$  to 16 V,  $T_A = -40 ^{\circ}\text{C}$  to 85 °C; Unless Otherwise Specified (Continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS				
Pulse Width Low	t <sub>W(SCKL)</sub>		-	27	175	ns				
SERIAL DATA IN (SI) (Refer to	Figure 1 for V	Vaveform Detail)		-	-	-				
Input Setup Time	t <sub>SUI</sub>		-	1.1	75	ns				
Input Hold Time	T <sub>HI</sub>		-	1.5	75	ns				
STROBE (STR)	STROBE (STR)									
Strobe Pulse Width	t <sub>W(S)</sub>		-	12	150	ns				
Clock to Strobe Delay	t <sub>D(CS)</sub>		-	5	75	ns				
SERIAL DATA OUT (SO) (Refe	r to Figure 1 f	for Waveform Detail)								
Low Level Output Voltage	V <sub>OL</sub>	Sink Current = 1.6mA	-	0.2	0.4	V				
High Level Output Voltage	V <sub>OH</sub>	Source Current = -1.6mA	3.7	4.4	-	V				
Propagation Delay	t <sub>P(CD)</sub>		75	260	500	ns				
PROTECTION PARAMETERS			-							
Fault Output (FLT) Low	V <sub>OL</sub>	Sink Current = 1.6mA	-	-	0.4	V				
Over-Temp. (OT) Shutdown	T <sub>SD</sub>		145	155	165	°C				
OT Shutdown Hysteresis	T <sub>H</sub>		5	10	20	°C				

#### NOTES:

- 1. The MOSFET Output Drain is internally clamped with a Drain-to-Gate Zener Diode that turns on the MOSFET; holding the drain at the output clamp voltage V<sub>OC</sub>.
- 2. The HIP0050 Output Drive is protected by an internal current shutdown. The I<sub>CL</sub> over-current shutdown threshold parameter specification defines the maximum current. The minimum limit for this threshold is 300mA. The maximum current with all outputs ON may be further limited by dissipation.
- 3. Package dissipation is based on thermal resistance capability in a normal operating environment. The junction to ambient thermal resistance values are defined here as a PC Board mounted device with minimal copper. Due to the heat conducting capability of the DIP and SOIC package lead frames, 35°C/W thermal resistance can be achieved with approximately 2 square inches of 1 oz. copper PC Board area. The junction to lead thermal resistance values are based on measurements from the chip to the ground leads of the package.




FIGURE 1. LOGIC TIMING CONTROL WAVEFORMS

## Pin Descriptions

## **V<sub>CC</sub>** Power Pin

The  $V_{CC}$  pin is the positive 5V logic voltage supply input for the IC. The normal operating voltage range is 4.5V to 5.5V. When switched on, the POR forces all outputs off.

#### **SCK Serial Clock Pin**

SCK is the clock input for the SPI Interface. Output ON/OFF control data is clocked into an eight stage shift register on the rising edge of an external clock. This input has a Schmitt trigger.

#### SI Serial Data In Pin

SI is the Serial Data Input Pin for the SPI Interface. The eight power outputs are controlled by the serial data via the output data buffer. This input has a Schmitt Trigger.

#### STR Strobe Pin for the SPI Interface

When the STR Pin is high, data from the 8-bit shift register is passed into the output data buffers where it controls the ON-OFF state of each output driver. The data is latched in the output data buffers when STR goes low. This input has a Schmitt trigger.

#### SO Serial Data Out Pin

The serial data out allows other ICs to be serially cascaded. For example, a 10-bit LED driver may be located behind the HIP0050. A controlling microprocessor may then clock out 18-bits of information and simultaneously strobe both parts. The cascaded ICs may be the same or different from the HIP0050.

## DR0 - DR7 Outputs 0 Thru 7

The drain output pins of the DMOS Power Drivers are capable of sinking 300mA. Each output has short circuit protection to independently shutdown the output under excessive high load current conditions.

## FLT Fault Flag

The fault flag pin indicates an over-current in any one of the output drivers. (It is not an indicator for the thermal shutdown mode.) The FLT output is active low and can sink 1.6mA when activated. When latched low, it will remain latched until the next data strobe.

#### EN Enable Pin

The enable pin is an <u>active</u> low enable function for all eight output drivers. When  $\overline{EN}$  is high, drive from the output data <u>buffer</u> is held low and all output drivers are disabled. When  $\overline{EN}$  is low, the output drivers are enabled and data in the 8-bit shift register is transparent to the output data buffer. This input has a Schmitt trigger.

#### **LGND** and GND Pins

The LGND Pin is the 5V Logic Supply Ground for the IC and GND is a common ground for the power output drivers.





FIGURE 2. MAXIMUM SINGLE PULSE ENERGY SAFE OPERATING AREA FOR EACH CLAMPED OUTPUT DRIVER,  $T_\Delta=25^{\circ}C$ 

## Dual-In-Line Plastic Packages (PDIP)



#### NOTES:


- Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- 4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
- D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- 6. E and e<sub>A</sub> are measured with the leads constrained to be perpendicular to datum -C-.
- 7.  $e_B$  and  $e_C$  are measured at the lead tips with the leads unconstrained.  $e_C$  must be zero or greater.
- B1 maximum dimensions do not include dambar protrusions.
   Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

**E20.3** (JEDEC MS-001-AD ISSUE D) 20 LEAD DUAL-IN-LINE PLASTIC PACKAGE

	INC	HES	MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
В	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.55	1.77	8
С	0.008	0.014	0.204	0.355	-
D	0.980	1.060	24.89	26.9	5
D1	0.005	-	0.13	-	5
Е	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
е	0.100	BSC	2.54	BSC	-
e <sub>A</sub>	0.300	BSC	7.62	BSC	6
e <sub>B</sub>	-	0.430	- 10.92		7
L	0.115	0.150	2.93	3.81	4
N	2	0	2	9	

Rev. 0 12/93

## Small Outline Plastic Packages (SOIC)



## NOTES:

- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M24.3 (JEDEC MS-013-AD ISSUE C)
24 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

	INCI	HES	MILLIM	IETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.0926	0.1043	2.35	2.65	-
A1	0.0040	0.0118	0.10	0.30	-
В	0.013	0.020	0.33	0.51	9
С	0.0091	0.0125	0.23	0.32	-
D	0.5985	0.6141	15.20	15.60	3
Е	0.2914	0.2992	7.40	7.60	4
е	0.05	BSC	1.27 BSC		-
Н	0.394	0.419	10.00	10.65	-
h	0.010	0.029	0.25	0.75	5
L	0.016	0.050	0.40	1.27	6
N	24		2	:4	7
α	0°	8°	0°	8º	-

Rev. 0 12/93

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com