# HTG2130

# **Preliminary** 8-Bit 160 Pixel LCD Microcontroller

1

#### **Features**

- Operating voltage: 2.2V~3.6V
- 8K×16 bits program ROM
- 192×8 bits data RAM
- 12 bidirectional I/O lines
- 8 common×20 segment LCD driver
- One 16-bit programmable timer with overflow interrupt
- One 8-bit PWM audio output to directly drive speaker and buzzer
- · Watchdog Timer
- On-chip RC oscillator for system clock and 32768Hz crystal oscillator for LCD driver
- HALT function and wake-up feature reduce power consumption
- Eight-level subroutine nesting
- Bit manipulation instructions
- 63 powerful instructions
- One interrupt input


#### **General Description**

The HTG2130 is an 8-bit high performance RISC-like microcontroller capable of driving a maximum of 160 pixel LCD display. Its single cycle instruction and two-stage pipeline architecture make it suitable for high speed applica-

tion. The device is also suited for multiple LCD low power application like calculators, clock timers, games, scales, toys and hand held LCD products, as well as for battery operated systems.



## **Block Diagram**





**Pad Assignment** 

# To be completed...

\* The IC substrate should be connected to VSS in the PCB layout artwork.



Pad Coordinates Unit: mil

Pad No.	Pad Name	X Y	Pad No.	Pad Name	X	Y
1	SEG19/XIN		22	COM6		
2	SEG18/XOUT		23	COM5		
3	$SEG17/\overline{INT}$		24	COM4		
4	SEG16/PB7		25	COM3		
5	SEG15/PB6		26	COM2		
6	SEG14/PB5		27	COM1		
7	SEG13/PB4		28	COM0		
8	SEG12		29	PA7		
9	SEG11		30	PA6	$\neg \neg$	
10	( ) \$EG10 )( <del></del>		$\bigcap$ $\bigcap$ 31 $\bigcap$	)   ( <b>PA5</b> ] [( (	)(이	
11 🖳	SEG9			PA4		
12	SEG8		33	PA3		
13	SEG7		34	PA2		
14	SEG6		35	PA1		
15	${ m SEG5}$		36	PA0		
16	SEG4		37	VSS		
17	SEG3		38	OSCI		
18	${ m SEG2}$		39	VDD		
19	SEG1		40	PWM2		
20	SEG0		41	PWM1		
21	COM7		42	RES		

# **Pad Description**

Pad No.	Pad Name	I/O	Mask Option	Description
1 2	SEG19/XIN SEG18/XOUT	O or I O	Crystal or Segment Output	Selectable as 32768Hz crystal or LCD segment signal output by mask option. 32768Hz crystal for LCD clock. XIN shares pad with SEG19; XOUT shares pad with SEG18.
3	SEG17/ĪNT	O or I	Interrupt input or Segment 17 output	Selectable as external interrupt schmitt trigger input or LCD segment 17 signal output by mask option. External interrupt schmitt trigger input with pull-high resistor. Edge triggered activated on a high to low transition. INT shares pad with SEG17.
7~4	SEG13/PB4 SEG14/PB5 SEG15/PB6 SEG16/PB7	O or I/O	Input/Output or Segment Output	Selectable as bidirectional input/output or LCD segment signal output by mask option on the bidirectional input/output port. Software instructions determine the CMOS output or schmitt trigger input with pull-high resistor. PB4~PB7 share pad with SEG13~SEG16.
20~8	SEG0~SEG12	О	_	LCD segment signal output



Pad No.	Pad Name	I/O	Mask Option	Description
21~28	COM7~COM0	О	_	LCD common signal output
36~29	PA0~PA7	I/O	Wake-up or None Wake-up	Bidirectional 8-bit input/output port. Each bit can be configured as a wake-up input by mask option. Software instructions determine the CMOS output or schmitt trigger input with pull-high resistor.
37	VSS	_		Negative power supply, ground
38	OSCI	I	_	OSCI is connected to the RC network of the internal system clock.
39	VDD	_	_	Positive power supply
40	PWM2	О	CMOS	Inverting PWM CMOS output
41	PWM1	О	CMOS	Non-inverting PWM CMOS output
42	RES	I	_	Schmitt trigger reset input. Active low without pull-high resistor.

# **Absolute Maximum Ratings**

Supply Voltage0.3V to 3.6V	Storage Temperature $-50^{\circ}\mathrm{C}$ to $125^{\circ}\mathrm{C}$
Input Voltage $V_{SS}$ –0.3V to $V_{DD}$ +0.3V	Operating Temperature0°C to 70°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

## **D.C. Characteristics**

Ta=25°C

G11	D	Те	st Conditions	ъл:	<i>T</i>	ъл	T7 *4
Symbol	Parameter	$V_{DD}$	Conditions	Min.	Тур.	Max.	Unit
$V_{ m DD}$	Operating Voltage	_		2.2	_	3.6	V
$I_{ m DD}$	Operating Current (RC OSC)	3V	No load, f <sub>SYS</sub> =4MHz	_	1	2	mA
$I_{\mathrm{STB1}}$	Standby Current With 7µA LCD Bias Option (RTC ON, LCD ON)	3V	No load, HALT mode	_	_	20	μΑ
$I_{\mathrm{STB2}}$	Standby Current LCD Bias Off Option (RTC ON, LCD OFF)	3V	No load, HALT mode	_	_	5	μΑ
$V_{\mathrm{IL}1}$	Input Low Voltage for PA/PB	3V	_	0		0.9	V



Cb - 1	Domos store	Te	st Conditions	Min.	Т	М	Unit
Symbol	Parameter	$V_{DD}$	Conditions	Min.	Тур.	Max.	Unit
$V_{\mathrm{IH}1}$	Input High Voltage for PA/PB	3V		2.1	_	3	V
$V_{\rm IL2}$	Input Low Voltage (INT)	3V	_	0	_	0.7	V
$V_{\mathrm{IH2}}$	Input High Voltage (INT)	3V	_	2.3	_	3	V
$V_{\rm IL3}$	Input Low Voltage (RES)	3V	_	_	1.5	_	V
$V_{\mathrm{IH}3}$	Input High Voltage (RES)	3V	_	_	2.4	_	V
$I_{ m OH1}$	Port A, Port B Source Current	3V	$V_{\rm OH}$ =2.7 $V$	-1	-2	_	mA
$I_{ m OH2}$	Segment, Common Output Source Current	3V	V <sub>OH</sub> =2.7V	-50	-90	_	μА
$I_{ m OH3}$	PWM1/PWM2 Source Current	3V	$V_{OH}$ =2.7V	-8	-10	_	mA
$I_{\mathrm{OL1}}$	Port A, Port B Sink Current	3V	$V_{\rm OL}$ =0.3 $V$	1.5	4	_	mA
$I_{ m OL2}$	Segment, Common Output Sink Current	3V	$V_{\rm OL}$ =0.3 $V$	80	130	_	μА
$I_{\rm OL3}$	PWM1/PWM2 Sink Current	3V	$V_{\mathrm{OH}}$ =0.3 $V$	12	16	_	mA
$ m R_{PH}$	Pull-high Resistance of PA/PB and INT	3V	_	40	60	80	kΩ

# A.C. Characteristics

Ta=25°C

Cb al	Domonoston	7	Test Conditions	N/I:	Т	М	TT *4	
Symbol	Parameter	$V_{DD}$	Conditions	Min.	Тур.	Max.		
		3V	_	400	_	4000		
$ m f_{SYS}$	System Clock (RC OSC)		_	400	_	2000	kHz	
		2.2V	_	400	_	1000		
$t_{ m RES}$	External Reset Low Pulse Width	_	_	1		_	μs	
$t_{\rm SST}$	System Start-up Timer Period		Power-up or Wake-up from HALT	_	1024		$t_{\mathrm{SYS}}$	
$t_{\rm INT}$	Interrupt Pulse Width	_	_	1		_	μs	

Note:  $t_{SYS}=1/f_{SYS}$ 



#### **Functional Description**

#### **Execution flow**

The system clock for the HTG2130 is derived from an RC oscillator. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute in one cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

#### Program counter - PC

The 12-bit program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a maximum of 8192 addresses.

After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, external interrupt or return from subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instruction. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations.

When a control transfer takes place, an additional dummy cycle is required.

#### **Program memory – ROM**

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into  $8192 \times 16$  bits, addressed by the program counter and table pointer.


Certain locations in the program memory are reserved for special usage:

#### • Location 000H

This area is reserved for the initialization program. After chip reset, the program always begins execution at location 000H.

#### • Location 004H

This area is reserved for the external interrupt service program. If the  $\overline{INT}$  input pin is activated, and the interrupt is enabled and the stack is not full, the program begins execution at location 004H.



Execution flow



#### • Location 008H

This area is reserved for the timer counter 0 interrupt service program. If a timer interrupt results from a timer counter 0 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H.

#### Location 014H

This area is reserved for the real time clock interrupt service program. If a timer results from a real time clock counter overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 014H.

#### • Location 018H


This area is reserved for the D/A buffer empty interrupt service program. After the system latch a D/A code at RAM address 28H, the interrupt is enable, and the stack is not full, the program begins execution at location 020H.

#### Location 020H

For best condition, this is the starting location for writing the program.

#### Table location

Any location in the ROM space can be used as look up tables. The instructions TABRDC [m]



Program memory

(use for any bank) and TABRDL [m] (only used for last page of program ROM) transfers the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined. The higher-order byte of the table word are transferred to the TBLH. The ta-

М. Л.		Program Counter											
Mode	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial reset	0	0	0	0	0	0	0	0	0	0	0	0	0
External interrupt	0	0	0	0	0	0	0	0	0	0	1	0	0
Timer counter 0 overflow	0	0	0	0	0	0	0	0	0	1	0	0	0
RTC overflow		0	0	0	0	0	0	0	1	0	1	0	0
D/A buffer empty interrupt	0	0	0	0	0	0	0	0	1	1	0	0	0
Skip							PC+2	2			•	•	
Loading PCL		*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, call branch	#12	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from subroutine	S12	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

#### Program ROM address

Note: \*12~\*0: Program ROM address #12~#0: Instruction code bits

@7~@0: PCL bits S12~S0: Stack register bits



ble higher-order byte register (TBLH) is read only. The table pointer (TBHP, TBLP) is a read/write register (1FH, 07H), which indicates the table location. Before accessing the table, the location must be placed in TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. All table related instructions need two cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

#### Stack register - STACK

This is a special part of the memory which is used to save the contents of the program counter (PC) only. The stack is organized into eight levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt ac-

knowledgment, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledgment will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a CALL is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent eight return address are stored).

#### Data memory - RAM

• Bank 0 (BP4~BP0=00000)

The Bank 0 data memory includes special purpose and general purpose memory. The special purpose memory is addressed from 00H to 2FH, while general purpose memory is addressed from 40H to FFH. All data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by the SET [m].i and CLR [m].i instructions, respectively. They are also indirectly accessible through the memory pointer registers (MP0;01H, MP1;03H).


T4	Table Location												
Instruction(s)	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	#4	#3	#2	#1	#0	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table location

Note: @7~@0: TBLP register bit 7~bit 0 #4~#0: TBHP register bit 12~bit 8

\*12~\*0: Current program ROM table address bit 12~bit 0





RAM mapping

• Bank 15 (BP4~BP0=01111B)

The range of RAM starts from 80H to 93H. On the LCD, every bit stands for one dot. If the bit is "1", the light of the dot on the LCD will be turned on. If the bit is "0", then it will be turned off. Only MP1 can deal with the memory of this range.

The contrast form of RAM location, COM-MON, and SEGMENT is as follows.

#### Indirect addressing register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] and [02H] access data memory are pointed to by MP0 (01H) and MP1 (03H) respectively. Reading location 00H or 02H indirectly will return the result 00H. Writing indirectly results in no operation.

The function of data movement between two indirect addressing registers, is not supported. The memory pointer registers, MP0 and MP1, are 8-bit registers which can be used to access the data memory by combining corresponding indirect addressing registers but Bank 15 can use MP1 only.

#### **Accumulator**

The accumulator is closely related to ALU operations. It is also mapped to location 05H of the data memory and it can carry out immediate data operations. The data movement between two data memories has to pass through the accumulator.




#### LCD driver output

The maximum output number of the HTG2130 LCD driver is 8×20. The LCD driver bias type is "R" type, no external capacitor is required and the bias voltage is 1/4 bias. Some of the Segment outputs share pins with another pins, PB4~PB7 (SEG13~SEG16), \overline{\text{INT}} (SEG17), XOUT (SEG18), XIN (SEG19). Whether segment output or I/O pin can individually be decided by mask option.

LCD driver output can be enabled or disabled by setting the LCD (bit 6 of LCDC; 2EH) without the influence of the related memory condition. There is a special function for LCD display, which is Rotate function. There are 8 kinds of Rotate function, (user can change the data of the SS0 to SS3.)

An example of an lcd driving waveform (1/8 duty, 1/4 bias) is shown below.



#### LCD display memory: (Bank 15)

Address	80H	81H	82H	83H	84H	85H 91H	92H	93H
COM0	Bit0							
COM1	Bit1							
COM2	Bit2							
COM3	Bit3							
COM4	Bit4							
COM5	Bit5							
COM6	Bit6							
COM7	Bit7							
	SEG0	SEG1	SEG2	SEG3	SEG4	SEG5 SEG17	SEG18	SEG19



Register	Bit No.	Label	Function
	0~5	_	Can R/W (Default 000000B)
	6	LCD	Control the LCD output (0=disable; 1=enabled) (Default=1)
LCDC	7	RC	LCD clock source select (Default=0) 1= 32768Hz crystal 0= system clock

# LCDC register

	Rotate			D
SSL3	SSL2	SSL1	SSL0	Description
x	0	0	0	The Pad of common $0$ is connected to common $0$ and the Pad of common $1$ is connected to common $1$ and so on.
x	0	0	1	The Pad of common 0 is connected to common 1 and the Pad of common 1 is connected to common 2 and so on.
X	0	1	0	The Pad of common $0$ is connected to common $2$ and the Pad of common $1$ is connected to common $3$ and so on.
x	0	1	1	The Pad of common $0$ is connected to common $3$ and the Pad of common $1$ is connected to common $4$ and so on.
X	1	0	0	The Pad of common $0$ is connected to common $4$ and the Pad of common $1$ is connected to common $5$ and so on.
X	1	0	1	The Pad of common 0 is connected to common 5 and the Pad of common 1 is connected to common 6 and so on.
X	1	1	0	The Pad of common 0 is connected to common 6 and the Pad of common 1 is connected to common 7 and so on.
x	1	1	1	The Pad of common 0 is connected to common 7 and the Pad of common 1 is connected to common 0 and so on.

2FH register



#### Arithmetic and logic unit - ALU

This circuit performs 8-bit arithmetic and logic operation. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ ....)

The ALU not only saves the results of a data operation but also changes the status register.

#### Status register - STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PD) and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PD flags, bits in the status register can be altered by instructions like any other register. Any data written into the status register will not change the TO or PD flags. In addition it should be noted that operations related to the status register may give different results from those intended. The TO and PD flags can only be changed by system power up, Watchdog Timer overflow, executing the HALT instruction and clearing the Watchdog Timer.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be automatically pushed onto the stack. If the contents of status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

#### Interrupt

The HTG2130 provides an external interrupt and a PWM D/A interrupt and internal timer interrupts. The Interrupt Control register (INTC;0BH, INTCH;1EH) contains the interrupt control bits to set the enable/disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may happen during this interval but only the inter-

Labels	Bits	Function
С	0	C is set if the operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
AC	1	AC is set if the operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
Z	2	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
OV	3	OV is set if the operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
PD	4	PD is cleared when either a system powers up or a CLR WDT instruction is executed. PD is set by executing the HALT instruction.
ТО	5	TO is cleared by a system power-up or executing the CLR WDT or HALT instruction. TO is set by a WDT time-out.
_	6, 7	Undefined bits, read as "0"

Status register



rupt request flag is recorded. If a certain interrupt needs servicing within the service routine, the programmer may set the EMI bit and the corresponding bit of the INTC to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupt have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter and A13 bit onto the stack followed by a branch to subroutines at specified locations in the program memory. Only the program counter and A13 bit are pushed onto the stack. If the contents of the register and Status register (STATUS) are altered by the interrupt service program which corrupt the desired control sequence, the contents should be saved first.

External interrupt is triggered by a high to low transition of  $\overline{\text{INT}}$  and the related interrupt request flag (EIF; bit 4 of INTC) will be set. When the interrupt is enabled, and the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will be cleared to disable other interrupts.

The internal timer counter 0 interrupt is initialized by setting the timer counter 0 interrupt request flag (T0F; bit 5 of INTC), resulting from a timer 0 overflow. When the interrupt is enabled, and the stack is not full and the T0F bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (T0F) will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledgments are held until the RETI instruction is executed or the EMI bit and the related interrupt control bit are set to 1 ( if the stack is not full). To return from the interrupt subroutine, the RET or RETI instruction may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the priorities applied are shown in the following table. These can be masked by resetting the EMI bit.

Register	Bit No.	Label	Function
	0	EMI	Controls the (global) interrupt. (1=enable; 0=disable)
	1 EEI Controls the external interrupt. (1=enable; 0=disable)  2 ET0I Controls the timer counter 0 interrupt. (1=enable; 0=disable)		_
			_
INTC 3 — Unused bit		_	Unused bit
	External interrupt request flag. (1=active; 0=inactive)		1 1
	5	T0F	Internal timer counter 0 request flag. (1=active; 0=inactive)
6, 7 — Unused bit		Unused bit	

**INTC** register

14



Register	Bit No.	Label	Function		
	0	_	Unused bits		
	1	RTCI	Controls the RTC interrupt (1=enable; 0=disable).		
	2	PWMI	PWM D/A interrupt (1=enable; 0=disable).		
INTCH	3	_	Should be set as "0" always.		
INTCH	4	RTCF	Internal RTC request flag (1=active; 0=inactive).		
5 — Unused bits		_	Unused bits		
	6	PWMF	PWM D/A flag (1=active; 0=inactive).		
	7	_	Should be set as "0" always.		

**INTCH** register

15


No.	Interrupt Source	Priority	Vector
a	External interrupt	1	04H
b	Timer counter 0 overflow	2	08H
c	RTC interrupt	3	14H
d	PWM D/A interrupt	4	18H

The timer counter 0 interrupt request flag (T0F), RTC interrupt request flag (RTCF), External interrupt request flag (EIF), PWM D/A interrupt request flag (PWMF), Enable Timer 0 (ET0I), Enable RTC interrupt (RTCI), Enable PWM D/A interrupt (PWMI), Enable external interrupt bit (EEI) and Enable master interrupt bit (EMI) constitute an interrupt control register (INTC/INTCH) which is located at 0BH/1EH in the data memory. EMI, EEI, ETOI, RTCI, PWMI are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (T0F, RTCF, EIF, PWMF) are set, they will remain in the INTC/INTCH register until the interrupts are serviced or cleared by a software instruction.

It is recommended that a program does not use the "CALL subroutine" within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the "CALL subroutine" should not operate in the interrupt subroutine as it will damage the original control sequence.

#### **Oscillator configuration**

There are two oscillator circuits in the HTG2130.



System and RTC oscillator

The RC oscillator signal provides the internal system clock. The HALT mode stops the system oscillator and ignores any external signal to conserve power. Only the RC oscillator is designed to drive the internal system clock. The RTC oscillator provides the LCD driver clock source.

The RC oscillator needs an external resistor connected between OSCI and VSS. The resistance value must range from  $50k\Omega$  to  $400k\Omega$ . However, the frequency of the oscillation may vary with VDD, temperature and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where accurate oscillator frequency is desired.



There is another oscillator circuit designed for the real time clock. In this case, only the 32768Hz crystal can be appiled. The crystal should be connected between XIN and XOUT, and two external capacitors are required for the oscillator circuit in order to get a stable frequency.

The RTC oscillator (32768Hz) is used to provide clock source for the LCD driver. It can be enabled or disabled by mask option.

The WDT oscillator is a free running on-chip RC oscillator, requiring no external components. Even if the system enters the power down mode, and the system clock is stopped, the WDT oscillator still runs with a period of approximately 78µs. The WDT oscillator can be disabled by mask option to conserve power.

#### Watchdog Timer - WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator). This timer is designed to prevent a software malfunction or sequence jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by mask option. If the Watchdog Timer is disabled, all the executions related to WDT result in no operation.

When the internal WDT oscillator (RC oscillator with  $83\mu s$  period normally) is enable, it is first divided by 256 (8 stages) to get the nominal time-out period of approximately 21ms. This time-out period may vary with temperature,  $V_{DD}$  and process variations. By invoking the WDT prescaler, longer time-out periods can be realized. Writing data to WS2, WS1, WS0 (bits 2,1,0 of the WDTS) can give different time-out periods. If WS2, WS1, WS0 are all equal to 1, the division ratio is up to 1:128, and the maximum time-out period is 2.6 seconds.

WS2	WS1	WS0	Division Ratio
0	0	0	1:1
0	0	1	1:2
0	1	0	1:4
0	1	1	1:8
1	0	0	1:16
1	0	1	1:32
1	1	0	1:64
1	1	1	1:128


WDTS register

The WDT overflow under normal operation will initialize "chip reset" and set the status bit TO. Whereas in the HALT mode, the overflow will initialize a "warm reset" only the PC and SP are reset to zero. To clear the WDT contents (including the WDT prescaler), three methods are adopted; external reset (a low level to  $\overline{\text{RES}}$ ), software instructions, or a HALT instruction. The software instruction is "CLR WDT", execution of the CLR WDT instruction will clear the WDT.

#### Power down operation - HALT

The HALT mode is initialized by the HALT instruction and results in the following...

- The system oscillator will turn off but the WDT oscillator keeps running (if the WDT oscillator is selected).
- The contents of the on-chip RAM and registers remain unchanged.
- WDT and WDT prescaler will be cleared and do recounting again.
- All I/O ports maintain their original status.
- The PD flag is set and the TO flag is cleared.



Watchdog Timer



The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". By examining the TO and PD flags, the reason for chip reset can be determined. The PD flag is cleared when the system powers up or upon executing the CLR WDT instruction and is set when the HALT instruction is executed. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the PC and SP, the others maintain their original status.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by mask option. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If awakening from an interrupt, two sequences may happen. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, the regular interrupt response takes place.

Once a wake-up event occurs, it takes  $1024\,t_{SYS}$  (system clock period) to resume normal operation. In other words, a dummy cycle period will be inserted after the wake-up. If the wake-up results from an interrupt acknowledge, the actual interrupt subroutine will be delayed by one more cycle. If the wake-up results in the next instruction execution, this will be executed immediately after a dummy period has finished. If an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled.

To minimize power consumption, all I/O pins should be carefully managed before entering the HALT status.

#### Reset

There are three ways in which a reset can occur:

- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation

The WDT time-out during HALT is different from other chip reset conditions, since it can perform a "warm reset" that just resets the PC and SP, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PD and TO flags, the program can distinguish between different "chip resets".

то	PD	RESET Conditions		
0	0	RES reset during power-up		
u	u	RES reset during normal operation		
0	1	RES wake-up HALT		
1	u	WDT time-out during normal operation		
1	1	WDT wake-up HALT		

Note: "u" stands for "unchanged".


To guarantee that the system oscillator has started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system powers up or awakes from the HALT state.

When a system power-up occurs, the SST delay is added during the reset period. But when the reset comes from the  $\overline{RES}$  pin, the SST delay is disabled. Any wake-up from HALT will enable the SST delay.




The functional unit chip reset status are shown below.


PC	000H
Interrupt	Disable
Prescaler	Clear
WDT	Clear. After master reset, WDT begins counting
Timer 0/RTC	Off
LCD Display	Enable
Pull-high of RES	with
Input/output Ports	Input mode
SP	Points to the top of the stack



Reset timing chart



Reset circuit



Reset configuration

#### Timer 0

The timer 0 contains 16-bit programmable count-up counters and the clock source come from the system clock divided by 4.

There are three registers related to timer counter 0; TMR0H (0CH), TMR0L (0DH), TMR0C (0EH). Writing TMR0L only writes the data into a low byte buffer, and writing TMR0H will write the data and the contents of the low byte buffer into the timer 0 preload register (16-bit) simultaneously. The timer 0 preload register is changed by writing TMR0H operations and writing TMR0L will keep the timer 0 preload register unchanged.

Reading TMR0H will also latch the TMR0L into the low byte buffer to avoid the false timing problem. Reading TMR0L returns the contents of the low byte buffer. In other words, the low byte of timer counter 0 cannot be read directly. It must read the TMR0H first to make the low byte contents of timer 0 be latched into the buffer.

The TMR0C is the timer 0 control register, which defines the timer 0 options.

The timer counter control registers define the operating mode, counting enable or disable and active edge.

If the timer counter starts counting, it will count from the current contents in the timer counter to FFFFH. Once an overflow occurs, the counter is reloaded from the timer counter preload register and generates the corresponding interrupt request flag (T0F; bit of INTC) at the same time.

To enable the counting operation, the Timer ON bit (TON; bit 4 of TMR0C) should be set to 1. The overflow of the timer counter is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ET0I can disable the corresponding interrupt service.

In the case of timer counter OFF condition, writing data to the timer counter preload register will also reload that data to the timer counter. But if the timer counter is turned on, data written to the timer counter will only be kept in the timer counter preload register. The timer counter will still operate until overflow occurs.



The state of the registers are summarized in the following table:

Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)
TMR0H	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TMR0L	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TMR0C	00-0 1	00-0 1000	00-0 1000	00-0 1000	uu-u u
RTCC	0 -000	0 -000	0 -000	0 -000	u -uuu
INTCH	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
ТВНР	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
Program Counter	0000H	0000H	0000H	0000H	0000H*
MP0	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
MP1	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
ACC	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
BP	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
LCDC	0100 0000	0100 0000	0100 0000	0100 0000	uuuu uuuu
INTC	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
WDTS	0000 0111	0000 0111	0000 0111	0000 0111	uuuu uuuu
PA	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PB	1111 0000	1111 0000	1111 0000	1111 0000	uuuu uuuu
PBC	1111 0000	1111 0000	1111 0000	1111 0000	uuuu 0000
COMR	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
PWMC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PWM	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
X'TALC	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu

Note: "\*" stands for "warm reset"
"u" stands for "unchanged"
"x" stands for "unknown"




Label	Bits	Function		
_	0~2	Unused bits, read as "0"		
TE	3	Defines the TMR0 active edge of the timer counter. (0=active on low to high; 1=active on high to low)		
TON	4	Enable/disable the timer counting (0=disable; 1=enable).		
— 5 Unused bits, read as "x"		Unused bits, read as "x"		
TM0, TM1	6, 7	0, 1=Internal clock		

TMR0C register

Label	Bits	Function		
SSL3~0	3~0	LCD common used.		
_	4~7	Unused bits, read as "x"		

#### **COMR** register

When the timer counter (reading TMR0H) is read, the clock will be blocked to avoid errors. As this may results in a counting error, this must be taken into consideration by the programmer.



Timer counter 0

#### **RTC**

The RTC clock source come from the 32768Hz divided by an 8-stage prescaler and 6-stage prescaler. The RTCC is a control register, which defines the division ratio of the prescaler and counting enable or disable. If RTC mask option is enabled, a 32kHz crystal is needed to connect


across XIN and XOUT pins, and have to write FFH to RAM Addr 24H.

	RTCC	Eo	
<b>B2</b>	B1	В0	<b>F2</b>
0	0	0	F1/2
0	0	1	F1/4
0	1	0	F1/8
0	1	1	F1/16
1	0	0	F1/32
1	0	1	F1/64
1	1	0	F1/128
1	1	1	F1/256

Note: RTCC bit 4 to enable/disable timer counting (0=disable; 1=enable)

RTCC bits 3, 5, 6, 7 unused bits, read as  $r_{xy}$ 

F3 = F2/64



RTC




#### Input/output ports

There are 12 bidirectional input/output lines in the HTG2130, labeled PA and PB, which are mapped to the data memory of [12H], [14H], respectively. All these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction MOV A,[m] (m=12H, 14H). For output operation, all data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC) to control the input/output configuration. With this control register, CMOS output or schmitt trigger input with or without pull-high resistor structures can be reconfigured dynami-

cally under software control. To function as an input, the corresponding latch of the control register must write "1". The pull-high resistance will exhibit automatically if the pull-high option is selected. The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in "read-modify-write" instruction. For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H.



Input/output ports



After a chip reset, these input/output lines stay at schmitt trigger input with pull-high resistor. Each bit of these input/output latches can be set or cleared by the SET [m].i or CLR [m].i (m=12H, 14H) instruction.

Some instructions first input data and then follow the output operations. For example, the SET [m].i, CLR [m].i, CPL [m] and CPLA [m] instructions read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability to wake-up the device. Port B are share pad, each pin function are defined by mask option, the PB7 shares with SEG16. The PB6, PB5 and PB4 share with SEG15, SEG14 and SEG13. If the segment output is selected, the related I/O register (PB) cannot be used as general purpose register. Reading the register will result to an unknown state.

#### **PWM** interface

The HTG2130 provides an 8 bit (bit 7 is a sign bit) PWM D/A interface, which is good for speech synthesis. The user can record or synthesize the sound and digitize it into the program ROM. These sound could be played back in sequence of the functions as designed by the internal program ROM. There are several algorithms that can be used in the HTG2130, they are ... PCM,  $\mu$ LAW, DPCM, ADPCM..... .

The PWM circuit provides two pad outputs: PWM2, PWM1 which can directly drive a piezo or a  $32\Omega$  speaker without adding any external element. Refer to the Application Circuits.

The PWM clock source comes from the system clock divided by a 3-bit prescaler. Setting data to P0, P1 and P2 (bit 3, 4, 5 of 27H) can yield various clock sources. The clock source are use for PWM modulating clock and sampling clock. After setting the start bit (bit 0 27H) and the next falling edge coming from the prescaler, the "DIV" will generate a serial clock to PWM counter for modulating and PWMI for interrupt. The PWM counter latch data at the first "F1" clock falling edge and the start counter at "F1" rising edge. The "F2" clock is synchronous with the first "F1" clock and it is also connected to the PWM output latch. In setting the "start bit" initial status, the "PWM1 DAC" outputs a "high" level and change the output status to "LOW" while the "7 bits counter" overflows.

BZ/SP	6/7 Bit	F1	F2 (Sampling Rate)	Device
0	0	F0	F0/64	$32\Omega$ speaker
0	1	F0	F0/128	$32\Omega$ speaker
1	0	F0	F0/64	Buzzer/8Ω speaker
1	1	F0	F0/128	Buzzer/8Ω speaker

Note: F1: for PWM modulation clock and F2 for sampling clock. F0: system /[n+1] n=0~7 (n:3 bits preload counter)



On the above table, we can easily see that the sampling rate is dependent on the system clock. If start bit is set to "0", the PWM2 and PWM1 will output a GND level voltage.

Label	Bits	Function		
D/A	0	D/A control. 0: start; 1: stop		
BZ/SP	1	Output driver select 1: Buzzer; 0: speaker		
Bit	2	PWM counter bit select 1: 7 bits; 0: 6 bits		
P0~P2	3~5	3 bits preload counter, bit 5/4/3: 000B~111B (0~7) bit 3: LSB		
D0, D1	6, 7	PWMI		


Do	D1	Sampling Time/PWM Interrupt
0	0	1
0	1	2
1	0	4
1	1	8

PWM control register

	bit0	bit1	bit2	bit3	bit4	bit5	bit6	bit7
7 bit	D0	D1	D2	D3	D4	D5	D6	D7
6 bit	X	D1	D2	D3	D4	D5	D6	D7


Note: "X" stands for don't care. bit7: Sign bit

PWM data buffer




7 bits PWM counter bit





27H.1=0 speaker



27H.1=1 buzzer




### Mask option

The following shows many kinds of mask options in the HTG2130. All the mask options must be defined on order to a ensure proper system functioning.

No.	Mask Option
1	WDT enable/disable selection. WDT can be enabled or disabled by mask option.
2	Wake-up selection. This option defines the wake-up function activity. External I/O pins (PA only) all have the capability to wake-up the chip from a HALT mode by an interrupt on the following edge.
3	
4	I/O pins share with other function selection. PB4/SEG13, PB5/SEG14, PB6/SEG15, PB7/SEG16: PB4~PB7 can be set as I/O pins or LCD segment output pins.
5	Segment output pin share with other function selection. SEG18/XOUT, SEG19/XIN: SEG18, SEG19 can be set as LCD segment output pins or XOUT/XIN pins are connected to 32768Hz crystal.
6	LCD Bias register selection. This option describes the LCD bias current. There are three types of selection.*  • Selectable as small, middle or large current

Note: \*






# **Application Circuits**

#### $32\Omega$ speaker/Buzzer application

#### 8 $\Omega$ speaker application



Note: \* Optional capacitors can be added to get a more accurate frequency.

Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate value of the external capacitors.



# **Instruction Set Summary**

Mnemonic	Instruction Cycle	Flag Affected	
Arithmetic			
ADD A,[m]	Add data memory to ACC.	1	Z,C,AC,OV
ADDM A,[m]	Add ACC to data memory.	$1^{(1)}$	Z,C,AC,OV
ADD A,x	Add immediate data to ACC.	1	Z,C,AC,OV
ADC A,[m]	Add data memory to ACC with carry.	1 (1)	Z,C,AC,OV
ADCM A,[m]	Add ACC to register with carry.	$1^{(1)}$	Z,C,AC,OV
SUB A,x	Subtract immediate data from ACC.	1	Z,C,AC,OV
SUB A,[m]	Subtract data memory from ACC.	1	Z,C,AC,OV
SUBM A,[m]	Subtract data memory from ACC with result in	$1^{(1)}$	Z,C,AC,OV
	data memory.		
SBC A,[m]	Subtract data memory from ACC with carry.	1	Z,C,AC,OV
SBCM A,[m]	Subtract data memory from ACC with carry with	$1^{(1)}$	Z,C,AC,OV
	result in data memory.		
DAA [m]	Decimal adjust ACC for addition with result in	$1^{(1)}$	$\mathbf{C}$
	data memory.		
Logic Operation	on		
AND A,[m]	AND data memory to ACC.	1	Z
OR A,[m]	OR data memory to ACC.	1	${f Z}$
XOR A,[m]	Exclusive-OR data memory to ACC.	1	${f Z}$
ANDM A,[m]	AND ACC to data memory.	$1^{(1)}$	${f Z}$
ORM A,[m]	OR ACC to data memory.	$1^{(1)}$	${f Z}$
XORM A,[m]	Exclusive-OR ACC to data memory.	$1^{(1)}$	${f Z}$
AND A,x	AND immediate data to ACC.	1	${f Z}$
OR A,x	OR immediate data to ACC.	1	${f Z}$
XOR A,x	Exclusive-OR immediate data to ACC.	1	${f Z}$
CPL [m]	Complement data memory.	1 <sup>(1)</sup>	${f Z}$
CPLA [m]	Complement data memory with result in ACC.	1	${f z}$
Increment and	Decrement		
INCA [m]	Increment data memory with result in ACC.	1	Z
INC [m]	Increment data memory.	1 <sup>(1)</sup>	${f Z}$
DECA [m]	Decrement data memory with result in ACC.	1	${f Z}$
DEC [m]	Decrement data memory.	$egin{array}{c} egin{array}{c} egin{array}{c} 1 \ 1^{(1)} \end{array}$	${f Z}$



Mnemonic	Description	Instruction Cycle	Flag Affected
Rotate			
RRA [m] RR [m]	Rotate data memory right with result in ACC. Rotate data memory right.	1 1 <sup>(1)</sup>	None None
RRCA [m]	Rotate data memory right through carry with result in ACC.	1	C
RRC [m]	Rotate data memory right through carry.	$1^{(1)}$	C
RLA [m] RL [m]	Rotate data memory left with result in ACC. Rotate data memory left.	1(1)	None None
RLCA [m]	Rotate data memory left through carry with result in ACC.	1	C
RLC [m]	Rotate data memory left through carry.	1 <sup>(1)</sup>	$\mathbf{C}$
Data Move			
MOV A,[m]	Move data memory to ACC.	1 1 <sup>(1)</sup>	None
MOV [m],A	Move ACC to data memory.		None
MOV A,x	Move immediate data to ACC.	1	None
Bit Operation		40	
CLR [m].i	Clear bit of data memory.	1(1)	None
SET [m].i	Set bit of data memory.	1(1)	None
Branch			
JMP addr	Jump unconditional.	$egin{array}{c} 2 \ 1^{(2)} \end{array}$	None
SZ [m]	Skip if data memory is 0.	$1^{(2)}$	None
SZA [m]	Skip if data memory is 0 with data movement to ACC.	1(2)	None
SZ [m].i	Skip if bit i of data memory is 0.	$1^{(2)}$	None
SNZ [m].i	Skip if bit i of data memory is not 0.	$1^{(2)}$	None
SIZ [m]	Skip if increment data memory is 0.	$1^{(3)}_{1^{(3)}}$	None None
SDZ [m]	Skip if decrement data memory is 0.	$1^{(2)}$ $1^{(2)}$	None
SIZA [m]	Skip if increment data memory is 0 with result in ACC.	1	None
SDZA [m]	Skip if decrement data memory is 0 with result in ACC.	$1^{(2)}$	None
CALL addr	Subroutine call.	2	None
RET	Return from subroutine.	2	None
RET A,x	Return from subroutine and load immediate data to ACC.	2	None
RETI	Return from interrupt.	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH.	$2^{(1)}$	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH.	$2^{(1)}$	None



Mnemonic	Description	Instruction Cycle	Flag Affected
Miscellaneous			
NOP	No operation.	1	None
CLR [m]	Clear data memory.	$1^{(1)}$	None
SET [m]	Set data memory.	$1^{(1)}$	None
CLR WDT	Clear Watchdog Timer.	1	TO,PD
CLR WDT1	Pre-clear Watchdog Timer.	1	TO*,PD*
CLR WDT2	Pre-clear Watchdog Timer.	1	TO*,PD*
SWAP [m]	Swap nibbles of data memory.	$1^{(1)}$	None
SWAPA [m]	Swap nibbles of data memory with result in ACC.	1	None
HALT	Enter power down mode.	1	TO,PD

Note: x: 8-bit immediate data

m: 8-bit data memory address

A: accumulator

i: 0~7 number of bits

addr: 13-bit program memory address

 $\sqrt{ }$ : Flag is affected

-: Flag is not affected

\* : Flag may be affected by the execution status

 $^{(1)}$ : If a loading to the PCL register occurs, the instruction execution cycles will be delayed for one more cycle (4 system clocks).

(3): (1) or (2)

<sup>(2):</sup> If a skip to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (4 system clocks). Otherwise the original instruction cycle(s) is unchanged.



#### **Instruction Definition**

ADC A,[m] Add data memory and carry to accumulator.

Description The contents of the specified data memory, accumulator and the carry flag

are added simultaneously, leaving the result in the accumulator.

 $Operation \qquad \qquad ACC \leftarrow ACC + [m] + C$ 

Affected flag(s)

TC2	TC1	ТО	PD	ov	Z	AC	C
_	_	_	_	√	√	√	√

**ADCM A,[m]** Add accumulator and carry to data memory.

Description The contents of the specified data memory, accumulator and the carry flag

are added simultaneously, leaving the result in the specified data memory.

Operation  $[m] \leftarrow ACC+[m]+C$ 

Affected flag(s)

TC2	TC1	ТО	PD	ov	Z	AC	C
_	_	_	_	√	√	$\checkmark$	√

ADD A,[m] Add data memory to accumulator.

Description The contents of the specified data memory and the accumulator are added.

The result is stored in the accumulator.

Operation  $ACC \leftarrow ACC+[m]$ 

Affected flag(s)

,	TC2	TC1	ТО	PD	ov	Z	AC	С
	_	_		_	√	√	√	√

ADD A,x Add immediate data to accumulator.

Description The contents of the accumulator and the specified data are added, leaving

the result in the accumulator.

Operation  $ACC \leftarrow ACC + x$ 

TC2	TC1	ТО	PD	ov	$\mathbf{Z}$	AC	$\mathbf{C}$
	_	_	_	√	√	√	√

ADDM A,[m] Add accumulator to data memory.

Description The contents of the specified data memory and the accumulator are added.

The result is stored in the data memory.

 $Operation \qquad \qquad [m] \leftarrow ACC + [m]$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_		_	<b>√</b>	√	√	√

AND A,[m] Logical AND accumulator with data memory.

Description Data in the accumulator and the specified data memory performs a bitwise

logical\_AND operation. The result is stored in the accumulator.

Operation  $ACC \leftarrow ACC "AND" [m]$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_		_		√		_

AND A,x Logical AND immediate data to accumulator.

Description Data in the accumulator and the specified data performs a bitwise logi-

cal\_AND operation. The result is stored in the accumulator.

Operation  $ACC \leftarrow ACC$  "AND" x

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_		_		√	_	_

**ANDM A,[m]** Logical AND data memory with accumulator.

Description Data in the specified data memory and the accumulator performs a bitwise

logical\_AND operation. The result is stored in the data memory.

Operation  $[m] \leftarrow ACC "AND" [m]$ 

TC2	TC1	ТО	PD	OV	Z	AC	С
				_	V	_	



CALL addr Subroutine call.

Description The instruction unconditionally calls a subroutine located at the indicated

address. The program counter increments once to obtain the address of the next instruction, and pushes this onto the stack. The indicated address is then loaded. Program execution continues with the instruction at this ad-

dress.

Operation Stack  $\leftarrow$  PC+1

 $PC \leftarrow addr$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	$\mathbf{Z}$	AC	С
_	_	_	_	_	_		_

CLR [m] Clear data memory.

Description The contents of the specified data memory are cleared to 0.

Operation  $[m] \leftarrow 00H$ 

Affected flag(s)

TC2	TC1	ТО	PD	ov	Z	AC	C
_	_	_	_	_	_	_	_

CLR [m].i Clear bit of data memory.

Description The bit i of the specified data memory is cleared to 0.

Operation  $[m].i \leftarrow 0$ 

Affected flag(s)

TC2	TC1	ТО	PD	ov	$\mathbf{Z}$	AC	$\mathbf{C}$
_							

CLR WDT Clear Watchdog Timer.

Description The WDT and the WDT Prescaler are cleared (re-counting from 0). The

power down bit (PD) and time-out bit (TO) are cleared.

Operation WDT and WDT Prescaler  $\leftarrow 00H$ 

PD and  $TO \leftarrow 0$ 

TC2	TC1	ТО	PD	ov	$\mathbf{Z}$	AC	$\mathbf{C}$
_	_	0	0	_	_	_	_



CLR WDT1 Preclear Watchdog Timer.

Description The PD, TO flags, WDT and the WDT Prescaler are cleared (re-counting

from 0), if the other preclear WDT instruction had been executed. Execution of this instruction without the other preclear instruction only sets the indicating flag which implies that this instruction was executed and the PD and

TO flags remain unchanged.

Operation WDT and WDT Prescaler  $\leftarrow 00H^*$ 

PD and TO  $\leftarrow 0^*$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_	0*	0*		_		_

CLR WDT2 Preclear Watchdog Timer

Description The PD, TO flags, WDT and the WDT Prescaler are cleared (re-counting

from 0), if the other preclear WDT instruction had been executed. Execution of this instruction without the other preclear instruction, only sets the indicating flag which implies that this instruction was executed and the PD and

TO flags remain unchanged.

Operation WDT and WDT Prescaler  $\leftarrow 00H^*$ 

PD and TO  $\leftarrow 0^*$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	$\mathbf{C}$
_	_	0*	0*	_	_	_	_

CPL [m] Complement data memory.

Description Each bit of the specified data memory is logically complemented (1's comple-

ment). Bits which previously contain a 1 are changed to 0 and vice-versa.

Operation  $[m] \leftarrow [\overline{m}]$ 

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_	_	_	_	√	_	_

**CPLA [m]** Complement data memory and place result in accumulator.

Description Each bit of the specified data memory is logically complemented (1's comple-

ment). Bits which previously contained a  $\bar{1}$  are changed to 0 and vice-versa. The complemented result is stored in the accumulator and the contents of

the data memory remains unchanged.

Operation

Affected flag(s)

TC2	TC1	ТО	PD	ov	Z	AC	C
_	_	_	_		√	_	_

**DAA [m]** Decimal-Adjust accumulator for addition.

 $ACC \leftarrow [\overline{m}]$ 

Description The accumulator value is adjusted to the BCD (Binary Code Decimal) code.

The accumulator is divided into two nibbles. Each nibble is adjusted to the BCD code and an internal carry (AC1) will be done if the low nibble of the accumulator is greater than 9. The BCD adjustment is done by adding 6 to the original value if the original value is greater than 9 or a carry (AC or C) is set; otherwise the original value remains unchanged. The result is stored in the

data memory and only the carry flag (C) may be affected.

Operation If  $(ACC.3\sim ACC.0) > 9$  or AC=1

then ([m].3~[m].0)  $\leftarrow$  (ACC.3~ACC.0)+6, AC1= $\overline{AC}$  else ([m].3~[m].0)  $\leftarrow$  (ACC.3~ACC.0), AC1=0

and

If  $(ACC.7 \sim ACC.4) + AC1 > 9$  or C=1

then ([m].7~[m].4)  $\leftarrow$  (ACC.7~ACC.4)+6+AC1, C=1 else ([m].7~[m].4)  $\leftarrow$  (ACC.7~ACC.4)+AC1, C=C

Affected flag(s)

TC2	2 TC1	ТО	PD	ov	$\mathbf{Z}$	AC	C
_	_	_	_	_	_	_	√

**DEC [m]** Decrement data memory.

Description Data in the specified data memory is decremented by 1.

Operation  $[m] \leftarrow [m] -1$ 

TC2	TC1	ТО	PD	OV	Z	AC	C
	_	_	_	_	√	_	_

**DECA [m]** Decrement data memory and place result in accumulator.

Description Data in the specified data memory is decremented by 1, leaving the result in

the accumulator. The contents of the data memory remain unchanged.

 $Operation \qquad \qquad ACC \leftarrow [m]{-}1$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	C
	_		_		√		_

**HALT** Enter power down mode.

Description This instruction stops the program execution and turns off the system clock.

The contents of the RAM and registers are retained. The WDT and prescaler are cleared. The power down bit (PD) is set and the WDT time-out bit (TO) is

cleared.

Operation  $PC \leftarrow PC+1$ 

 $\begin{array}{c} PD \leftarrow 1 \\ TO \leftarrow 0 \end{array}$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_	0	1	_		_	_

**INC [m]** Increment data memory.

Description Data in the specified data memory is incremented by 1.

Operation  $[m] \leftarrow [m]+1$ 

Affected flag(s)

TC2	TC1	ТО	PD	ov	Z	AC	C
_	_	_	_	_			_

**INCA [m]** Increment data memory and place result in accumulator.

Description Data in the specified data memory is incremented by 1, leaving the result in

the accumulator. The contents of the data memory remain unchanged.

Operation  $ACC \leftarrow [m]+1$ 

TC	2	TC1	ТО	PD	ov	Z	AC	С
_	-					√		_

JMP addr Direct Jump.

Description Bits 0~12 of the program counter are replaced with the directly-specified ad-

dress unconditionally, and control is passed to this destination.

 $Operation \qquad \qquad PC \leftarrow addr$ 

Affected flag(s)

TC2	TC1	ТО	PD	ov	Z	AC	C
_	_		_		_		_

**MOV A,[m]** Move data memory to accumulator.

Description The contents of the specified data memory is copied to the accumulator.

Operation  $ACC \leftarrow [m]$ 

Affected flag(s)

TC2	TC1	ТО	PD	ov	Z	AC	C
_	_	_	_	_	_	_	_

**MOV A,x** Move immediate data to accumulator.

Description The 8-bit data specified by the code is loaded into the accumulator.

Operation  $ACC \leftarrow x$ 

Affected flag(s)

TC2	TC1	TO	PD	OV	$\mathbf{Z}$	AC	$\mathbf{C}$
_	_		_		_		_

MOV [m],A Move accumulator to data memory.

Description The contents of the accumulator is copied to the specified data memory (one

of the data memories).

Operation  $[m] \leftarrow ACC$ 

TC2	TC1	TO	PD	OV	$\mathbf{Z}$	AC	$\mathbf{C}$
_	_	_	_	_	_		_

NOP No operation.

Description No operation is performed. Execution continues with the next instruction.

Operation  $PC \leftarrow PC+1$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

**OR A,[m]** Logical OR accumulator with data memory.

Description Data in the accumulator and the specified data memory (one of the data

memories) performs a bitwise logical\_OR operation. The result is stored in

the accumulator.

Operation  $ACC \leftarrow ACC "OR" [m]$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_		_		√		_

**OR A,x** Logical OR immediate data to accumulator.

Description Data in the accumulator and the specified data performs a bitwise logi-

cal\_OR operation. The result is stored in the accumulator.

Operation  $ACC \leftarrow ACC "OR" x$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_		_		√		_

**ORM A,[m]** Logical OR data memory with accumulator.

Description Data in the data memory (one of the data memories) and the accumulator

performs a bitwise logical\_OR operation. The result is stored in the data

memory.

Operation  $[m] \leftarrow ACC "OR" [m]$ 

TC2	TC1	TO	PD	OV	$\mathbf{Z}$	AC	$\mathbf{C}$
_	_	_	_	_	√	_	_



**RET** Return from subroutine.

 $Description \qquad \qquad The program counterisr estored from the stack. This is a 2-cycle in struction.$ 

Operation  $PC \leftarrow Stack$ 

Affected flag(s)

TC2	TC1	ТО	PD	ov	Z	AC	C
_	_	_	_	_	_	_	_

**RET A,x** Return and place immediate data in accumulator.

Description The program counter is restored from the stack and the accumulator loaded

with the specified 8-bit immediate data.

Operation  $PC \leftarrow Stack$ 

 $ACC \leftarrow x$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_			_		_	_

**RETI** Return from interrupt.

Description The program counter is restored from the stack, and interrupts are enabled

by setting the EMI bit. EMI is the enable master (global) interrupt bit (bit 0;

register INTC).

Operation  $PC \leftarrow Stack$ 

 $\text{EMI} \leftarrow 1$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_	_	_		_		_

RL [m] Rotate data memory left.

Description The contents of the specified data memory is rotated 1 bit left, with bit 7 ro-

tated into bit 0.

Operation [m].(i+1)  $\leftarrow$  [m].i; [m].i:bit i of the data memory (i=0 $\sim$ 6)

 $[m].0 \leftarrow [m].7$ 

TC2	TC1	ТО	PD	ov	Z	AC	C
	_	_	_	_	_	_	_



**RLA [m]** Rotate data memory left and place result in accumulator.

Description Data in the specified data memory is rotated 1 bit left, with bit 7 rotated into

bit 0, leaving the rotated result in the accumulator. The contents of the data

memory remain unchanged.

Operation ACC.(i+1)  $\leftarrow$  [m].i; [m].i:bit i of the data memory (i=0 $\sim$ 6)

 $ACC.0 \leftarrow [m].7$ 

Affected flag(s)

TC2	TC1	ТО	PD	ov	$\mathbf{Z}$	AC	C
_		_	_	_	_	_	_

**RLC [m]** Rotate data memory left through carry.

Description The contents of the specified data memory and the carry flag are together ro-

tated 1 bit left. Bit 7 replaces the carry bit; the original carry flag is rotated

into the bit 0 position.

Operation  $[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)$ 

 $[m].0 \leftarrow C$   $C \leftarrow [m].7$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_	_	_	_	_	_	√

**RLCA [m]** Rotate left through carry and place result in accumulator.

Description Data in the specified data memory and the carry flag are together rotated 1

bit left. Bit 7 replaces the carry bit and the original carry flag is rotated into bit 0 position. The rotated result is stored in the accumulator but the con-

tents of the data memory remain unchanged.

Operation  $ACC.(i+1) \leftarrow [m].i; [m].i:bit\ i\ of\ the\ data\ memory\ (i=0\sim6)$ 

 $ACC.0 \leftarrow C$  $C \leftarrow [m].7$ 

TC2	TC1	ТО	PD	ov	Z	AC	С
_	_	_	_		_		√



RR [m] Rotate data memory right.

Description The contents of the specified data memory are rotated 1 bit right with bit 0

rotated to bit 7.

Operation [m].i  $\leftarrow$  [m].(i+1); [m].i:bit i of the data memory (i=0 $\sim$ 6)

 $[m].7 \leftarrow [m].0$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_		_		_		_

**RRA** [m] Rotate right and place result in accumulator.

Description Data in the specified data memory is rotated 1 bit right with bit 0 rotated

into bit 7, leaving the rotated result in the accumulator. The contents of the

data memory remain unchanged.

Operation  $ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)$ 

 $ACC.7 \leftarrow [m].0$ 

Affected flag(s)

TC2	TC1	ТО	PD	ov	Z	AC	C
_	_	_	_	_	_	_	_

**RRC [m]** Rotate data memory right through carry.

Description The contents of the specified data memory and the carry flag are together ro-

tated 1 bit right. Bit 0 replaces the carry bit; the original carry flag is rotated

into the bit 7 position.

Operation  $[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)$ 

 $[m].7 \leftarrow C$  $C \leftarrow [m].0$ 

TC2	TC1	ТО	PD	ov	Z	AC	C
_	_	_	_	_	_	_	V

**RRCA** [m] Rotate right through carry and place result in accumulator.

Description Data of the specified data memory and the carry flag are together rotated 1

bit right. Bit 0 replaces the carry bit and the original carry flag is rotated into the bit 7 position. The rotated result is stored in the accumulator. The con-

tents of the data memory remain unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); [m].i:bit i of the data memory (i=0~6)

 $ACC.7 \leftarrow C$  $C \leftarrow [m].0$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	$\mathbf{Z}$	AC	C
_	_		_		_		√

**SBC A,[m]** Subtract data memory and carry from accumulator.

Description The contents of the specified data memory and the complement of the carry

flag are together subtracted from the accumulator, leaving the result in the

accumulator.

Operation  $ACC \leftarrow ACC + [\overline{m}] + C$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	$\mathbf{Z}$	AC	$\mathbf{C}$
_	_	_	_	√	√	√	√

**SBCM A,[m]** Subtract data memory and carry from accumulator.

Description The contents of the specified data memory and the complement of the carry

flag are together subtracted from the accumulator, leaving the result in the

data memory.

Operation  $[m] \leftarrow ACC + [\overline{m}] + C$ 

TC2	TC1	TO	PD	OV	$\mathbf{Z}$	AC	C
_	_	_	_		√	√	√



**SDZ [m]** Skip if decrement data memory is 0.

Description The contents of the specified data memory are decremented by 1. If the result

is 0, the next instruction is skipped. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction. This makes a 2-cycle

instruction. Otherwise proceed with the next instruction.

 $Operation \hspace{1cm} Skip \ if \ ([m]-1)=0, \ [m] \leftarrow ([m]-1)$ 

Affected flag(s)

TC2	TC1	TO	PD	OV	$\mathbf{Z}$	AC	$\mathbf{C}$
_	_		_	_	_	_	

**SDZA [m]** Decrement data memory and place result in ACC, skip if 0.

Description The contents of the specified data memory are decremented by 1. If the result

is 0, the next instruction is skipped. The result is stored in the accumulator but the data memory remains unchanged. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction, that makes a 2-cycle

instruction. Otherwise proceed with the next instruction.

Operation Skip if ([m]-1)=0,  $ACC \leftarrow ([m]-1)$ 

Affected flag(s)

TC2	TC1	TO	PD	OV	$\mathbf{Z}$	AC	$\mathbf{C}$
_			_	_	_		_

SET [m] Set data memory

Description Each bit of the specified data memory is set to 1.

Operation  $[m] \leftarrow FFH$ 

TC	2 TC1	ТО	PD	ov	Z	AC	С
_	_	_	_	_	_		_



**SET [m].i** Set bit of data memory.

Description Bit i of the specified data memory is set to 1.

Operation  $[m].i \leftarrow 1$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_	_	_		_		_

**SIZ [m]** Skip if increment data memory is 0.

Description The contents of the specified data memory is incremented by 1. If the result

is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction. This is a 2-cycle instruction. Otherwise proceed with the next

instruction.

 $Operation \hspace{1cm} Skip \ if \ ([m]+1)=0, \ [m] \leftarrow ([m]+1)$ 

Affected flag(s)

TC2	TC1	TO	PD	OV	$\mathbf{Z}$	AC	$\mathbf{C}$
_	_	_	_	_	_	_	_

**SIZA [m]** Increment data memory and place result in ACC, skip if 0.

Description The contents of the specified data memory is incremented by one. If the re-

sult is 0, the next instruction is skipped and the result is stored in the accumulator. The data memory remains unchanged. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction. This

is a 2-cycle instruction. Otherwise proceed with the next instruction.

Operation Skip if ([m]+1)=0, ACC  $\leftarrow ([m]+1)$ 

TC2	TC1	ТО	PD	ov	Z	AC	С
_	_	_	_	_	_	_	_



**SNZ [m].i** Skip if bit i of the data memory is not 0.

Description If bit i of the specified data memory is not 0, the next instruction is skipped.

If bit i of the data memory is not 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction. This is a 2-cycle instruction. Otherwise

proceed with the next instruction.

Operation Skip if [m].i≠0

Affected flag(s)

TC2	TC1	ТО	PD	OV	$\mathbf{Z}$	AC	$\mathbf{C}$
	_	_	_	_	_		_

**SUB A,[m]** Subtract data memory from accumulator.

Description The specified data memory is subtracted from the contents of the accumula-

tor, leaving the result in the accumulator.

Operation  $ACC \leftarrow ACC + [\overline{m}] + 1$ 

Affected flag(s)

TC2	TC1	TO	PD	OV	$\mathbf{Z}$	AC	$\mathbf{C}$
_	_		_	√	√	$\checkmark$	√

**SUBM A,[m]** Subtract data memory from accumulator.

Description The specified data memory is subtracted from the contents of the accumula-

tor, leaving the result in the data memory.

Operation  $[m] \leftarrow ACC[\overline{m}]+1$ 

Affected flag(s)

TC2	TC1	ТО	PD	ov	Z	AC	C
_			_		√	V	√

**SUB A,x** Subtract immediate data from accumulator.

Description The immediate data specified by the code is subtracted from the contents of

the accumulator, leaving the result in the accumulator.

Operation  $ACC \leftarrow ACC + \overline{x} + 1$ 

TC2	TC1	ТО	PD	ov	Z	AC	C
_	_	_	_	V	1	V	√

**SWAP [m]** Swap nibbles within the data memory.

Description The low-order and high-order nibbles of the specified data memory (one of

the data memories) are interchanged.

Operation  $[m].3\sim[m].0 \leftrightarrow [m].7\sim[m].4$ 

Affected flag(s)

TC2	TC1	TO	PD	ov	Z	AC	C
_	_		_		_		_

**SWAPA [m]** Swap data memory and place result in accumulator.

Description The low-order and high-order nibbles of the specified data memory are inter-

changed, writing the result to the accumulator. The contents of the data

memory remain unchanged.

Operation  $ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$ 

 $ACC.7{\sim}ACC.4 \leftarrow [m].3{\sim}[m].0$ 

Affected flag(s)

TC2	TC1	TO	PD	ov	$\mathbf{Z}$	$\mathbf{AC}$	$\mathbf{C}$
_	_	_	_	_	_	_	_

**SZ [m]** Skip if data memory is 0.

Description If the contents of the specified data memory is 0, the following instruction,

fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction. This is a 2-cycle instruction.

Otherwise proceed with the next instruction.

Operation Skip if [m]=0

TC2	TC1	ТО	PD	ov	Z	AC	C
_	_	_	_	_	_	_	_



**SZA [m]** Move data memory to ACC, skip if 0.

Description The contents of the specified data memory is copied to the accumulator. If the

contents is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction. This is a 2-cycle instruction. Otherwise proceed with the next in-

struction.

Operation

Skip if [m]=0

Affected flag(s)

TC2	TC1	TO	PD	ov	$\mathbf{Z}$	AC	$\mathbf{C}$
_	_			_	_		

**SZ** [m].i Skip if bit i of the data memory is 0.

Description If bit i of the specified data memory is 0, the following instruction, fetched

during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction. This is a 2-cycle instruction. Other-

wise proceed with the next instruction.

Operation Skip if [m].i=0

Affected flag(s)

TC2	TC1	TO	PD	ov	$\mathbf{Z}$	AC	$\mathbf{C}$
_	_		_	_	_	_	_

**TABRDC [m]** Move ROM code (current page) to TBLH and data memory.

Description The ROM code low byte (current page) addressed by the table pointer (TBLP)

is moved to the specified data memory and the high byte transferred to

TBLH directly.

Operation  $[m] \leftarrow ROM \text{ code (low byte)}$ 

 $TBLH \leftarrow ROM \text{ code (high byte)}$ 

ГC2	TC1	ТО	PD	OV	Z	AC	C
_	_	_	_	_	_	_	_

**TABRDL [m]** Move the ROM code (last page) to TBLH and data memory.

Description The ROM code low byte (last page) addressed by the table pointer (TBLP) is

moved to the data memory and the high byte transferred to TBLH directly.

Operation  $[m] \leftarrow ROM \text{ code (low byte)}$ 

 $TBLH \leftarrow ROM \text{ code (high byte)}$ 

Affected flag(s)

TC2	TC1	TO	PD	OV	$\mathbf{Z}$	AC	$\mathbf{C}$
	_				_		_

**XOR A,[m]** Logical XOR accumulator with data memory.

Description Data in the accumulator and the indicated data memory performs a bitwise

logical Exclusive\_OR operation and the result is stored in the accumulator.

Operation  $ACC \leftarrow ACC "XOR" [m]$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	$\mathbf{Z}$	AC	$\mathbf{C}$
_	_		_		√		_

**XORM A,[m]** Logical XOR data memory with accumulator.

Description Data in the indicated data memory and the accumulator perform a bitwise

logical Exclusive\_OR operation. The result is stored in the data memory. The

zero flag is affected.

Operation  $[m] \leftarrow ACC "XOR" [m]$ 

Affected flag(s)

TC2	TC1	ТО	PD	ov	Z	AC	C
_	_		_		√		_

**XOR A,x** Logical XOR immediate data to accumulator.

Description Data in the accumulator and the specified data perform a bitwise logical Ex-

clusive\_OR operation. The result is stored in the accumulator. The 0 flag is

affected.

Operation  $ACC \leftarrow ACC "XOR" x$ 

TC2	TC1	ТО	PD	ov	Z	AC	C
	_	_	_	_	1	_	_



#### Holtek Semiconductor Inc. (Headquarters)

No.3 Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan, R.O.C.

Tel: 886-3-563-1999 Fax: 886-3-563-1189

## Holtek Semiconductor Inc. (Taipei Office)

5F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan, R.O.C.

Tel: 886-2-2782-9635 Fax: 886-2-2782-9636

Fax: 886-2-2782-7128 (International sales hotline)

### Holtek Semiconductor (Hong Kong) Ltd.

RM.711, Tower 2, Cheung Sha Wan Plaza, 833 Cheung Sha Wan Rd., Kowloon, Hong Kong

Tel: 852-2-745-8288 Fax: 852-2-742-8657

#### Holmate Technology Corp.

48531 Warm Spring Boulevard, Suite 413, Fremont, CA 94539

Tel: 510-252-9880 Fax: 510-252-9885

# Copyright © 2000 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.