CDS/AGC & 10 Bit A/D Converter

HITACHI

ADE-207-260 (Z) 1st Edition July 1998

Description

The HD49322BF is a CMOS IC that provides CCD-AGC analog processing (CDS/AGC) suitable for CCD camera digital signal processing systems together with a 10-bit A/D converter in a single chip.


Functions

- Correlated Double Sampling
- AGC
- Sample hold
- Offset compensation
- Serial interface control
- 10 bit-ADC
- 3 V single operation
- Power dissipation: 192 mW (Typ)
- Maximum frequency: 18 MHz (Min)
- ADC direct input mode (chroma input mode only can be used)

Features

- Good suppression of CCD output low-frequency noise is achieved through the use of S/H type correlated double sampling.
- A high S/N ratio is achieved through the use of a AGC type amplifier, and high sensitivity is provided by a wide cover range.
- An auto offset circuit provides compensation of output DC offset voltage fluctuations due to variations in AGC amplifier gain.
- AGC, standby mode, offset control, etc., is possible via a serial interface.
- High precision is provided by a 10-bit-resolution A/D converter.

Pin Arrangement



Pin Description

Pin No.	Symbol	Description	I/O	Analog(A) or Digital(D)
1	NC	No connection pin	_	_
2	D0	Digital output (LSB)	0	D
3 to 10	D1 to D8	Digital output	0	D
11	D9	Digital output (MSB)	0	D
12, 13	NC	No connection pin	_	_
14	DV _{ss}	Digital ground (0 V)	_	D
15	$DV_{\mathtt{DD}}$	Digital power supply (3 V) Connect off-chip in common with AV _{DD} .	_	D
16	ADCLK	ADC conversion clock input pin	I	D
17	OBP	Optical black pulse input pin	I	D
18	SPBLK	Black level sampling clock input pin	I	D
19	SPSIG	Signal level sampling clock input pin	ı	D
20	AV _{ss}	Analog ground (0 V)	_	A
21	AV _{DD}	Analog power supply (3 V) Connect off-chip in common with DV _{DD} .	_	A
22	NC	No connection pin	_	_
23	CLP *1	Clamp voltage pin	_	A
24	NC	No connection pin	_	_
25	$AV_{\mathtt{ss}}$	Analog ground (0 V)	_	A
26	AV_{DD}	Analog power supply (3 V) Connect off-chip in common with DV _{DD} .	_	Α
27	CDSIN	CDS input pin	I	A
28	NC	No connection pin	_	_
29	CIN	Chroma signal input pin	I	A
30	$AV_{\mathtt{SS}}$	Analog ground (0 V)	_	A
31	AV _{DD}	Analog power supply (3 V) Connect off-chip in common with DV _{DD} .	_	A
32	VRB	Reference voltage pin 3 Connect a 0.1 μF ceramic capacitor between VRB and AV _{ss} .	_	A
33	VRM	Reference voltage pin 2 Connect a 0.1 μF ceramic capacitor between VRB and AV _{ss} .	_	A
34	VRT	Reference voltage pin 1 Connect a 0.1 μ F ceramic capacitor between VRB and AV $_{ss}$.	_	А

Note: 1. CLP is the clamp voltage pin; a capacitor of 1 μ F or more should be connected between this pin and AV_{ss}.

Pin Description (cont)


Pin No.	Symbol	Description	I/O	Analog(A) or Digital(D)
35	BIAS *2	Internal bias pin	_	A
36	NC	No connection pin	_	_
37	$AV_{\mathtt{SS}}$	Analog ground (0 V)	_	A
38	$AV_{\mathtt{DD}}$	Analog power supply (3 V) Connect off-chip in common with DV _{DD} .	_	A
39, 40	NC	No connection pin	_	_
41	$AV_{\mathtt{DD}}$	Analog power supply (3 V) Connect off-chip in common with DV _{DD} .	_	A
42	$AV_{\mathtt{SS}}$	Analog ground (0 V)	_	A
43	CS	Serial interface control input pin	1	D
44	SCK	Serial clock input pin	I	D
45	SDATA	Serial data input pin	I	D
46	$DV_{\mathtt{DD}}$	Digital power supply (3 V) Connect off-chip in common with AV _{DD} .	_	D
47, 48	DV _{ss}	Digital ground (0 V)	_	D

Note: 2. A resistor (24 $k\Omega$) should be connected between BIAS and AV_{ss} off-chip for internal bias setting.

Input/Output Equivalent Circuit

Pin Name		Equivalent Circuit
Digital output	D0 to D9	DIN Digital output
Digital input	ADCLK OBP SPBLK SPSIG CS SCK SDATA	Digital \\\\ input \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
Analog input	CDSIN	Connected to VRT internally
	CIN	Connected to VRT internally
Reference voltage input	VRT VRM VRB	VRT VRM VRB
Clamp	CLP	Connected to VRT internally
Internal bias	BIAS	BIAS — WHE

Block Diagram



Internal Functions

Functional Description

- CDS (Correlated Double Sampling) circuit
- AGC gain selection (10 bit digital control) *
- ADC direct input selection *
 - 9-bit gain adjustment possible between 0.625 times (-4.1 dB) and 4.617 times (13.3 dB)
 - Chroma signal mode: input signal center level clamped at 512 LSB (Typ)
- CDS, AGC, and ADC automatic offset adjustment possible by means of serial data control *

Note: Serial data control

Operating Description

Figure 1 shows CDS/AGC +ADC function block.




Figure 1 CDS/AGC +ADC Function Block

1. CDS (Correlated Double Sampling) Circuit

The CCD imaging element alternately outputs a black level (A-period signal) and a signal including the black level (B-period signal). The CDS circuit extracts the differential voltage between the black level and the signal including the black level (see figure 3).

Black level sampling is performed at the rising edge of the SPBLK pulse, and signal level sampling is performed at the rising edge of the SPSIG pulse. This sequence of operations extracts the differential voltage between the black level and the signal including the black level, and supplies this to the next-stage AGC circuit.

2. AGC Circuit

This circuit sets the AGC gain by means of 10-bit digital data. The setting range is 0 to 29.4 dB (0.034 dB/step). However, codes 354 to 512 cannot be used when setting the AGC gain by means of digital data.

3. Gain Select Circuit

This circuit is used for direct input of analog signals to the 10-bit ADC. The gain is set by means of 9-bit digital data. The setting range is 0.625 times (-4.1 dB) to 4.617 times (13.3 dB) in 0.0078-times steps.

4. Offset Cancel Circuit

This circuit performs automatic adjustment, by means of serial data control, of the offset voltages generated by the CDS, AGC, ADC, and other circuits.

Timing Chart

Figure 2 shows the output timing when the CDSIN and ADCIN input pins are used. ADCIN indicates CIN.





Figure 2 Output Timing when Using CDSIN and ADCIN Input Pins

- The ADC output signals (D0 to D9) are output at the rising edge of ADCLK in both input modes.
- The pipeline delay is 6 clocks when CDSIN is used, and 5 clocks when ADCIN is used.
- In the ADCIN input mode, input signal sampling is performed at the rising edge of ADCLK.



Details of Timing Specifications

Details of Timing Specifications when Using CDSIN

Details of the timing specifications when using CDSIN are shown in figure 3, and the timing specifications are summarized in table 1.




Figure 3 Details of Timing Specifications when Using CDSIN

Table 1 Each Timing Specifications

No.	Timing	Min	Тур	Max	Unit	Note
(1)	Black level signal read-in time	0	5	10	ns	1
(2)	SPBLK "Lo" period	11.5	1/4f _{ADCLK}	Typ × 1.2	ns	2
(3)	Signal level read-in time	0	5	10	ns	1
(4)	SPSIG "Lo" period	11.5	1/4f _{ADCLK}	Typ × 1.2	ns	2
(5)	SPBLK rise to SPSIG rise	20.0	1/2f _{ADCLK}	Typ × 1.15	ns	2
(6)	SPBLK fall to ADCLK rise	-10.0	0.0	10.0	ns	2
(7), (8)	ADCLK t_{WH} Min / t_{WL} Min	24.0	_	_	ns	

Note: 1. Negative when data before the rising edge of SPBLK/SPSIG is sampled, and positive when data after the rising edge is sampled.

2. The polarity of SPBLK and SPSIG is for a low setting of the serial data SPINV bit.

Details of Timing Specifications when Using ADCIN

Details of the timing specifications when using ADCIN are shown in figure 4.




Figure 4 Details of Timing Specifications when Using ADCIN

Output Code Table

Table 2 Function Table

				Digi	tal Ou	ıtput								Operation
STBY	TEST	LINV	MINV	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Mode
Н	X	Χ	Χ	Hi-Z										Low power standby
L	L	L	L	Tabl	e 3 as	follov	ws							Normal operation
		L	Н	In th	e tabl	e 3 be	elow, D	09 is ir	overte	b				_
		Н	L	In th	e tabl	e 3 be	elow, D	08 to E	00 are	invert	ed			_
		Н	Н	In th	e tabl	e 3 be	elow, D	09 to E	00 are	invert	ed			_
	Н	L	L	L	Н	L	Н	L	Н	L	Н	L	Н	Test mode
		L	Н	Н	Н	L	Н	L	Н	L	Н	L	Н	-
		Н	L	L	L	Н	L	Н	L	Н	L	Н	L	•
		Н	Н	Н	L	Н	Ĺ	Н	L	Н	L	Н	L	-

Note: STBY, TST, LINV and MINV are serial control.

Table 3 Output Code Table

Output		D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Output code	Step 0	L	L	L	L	L	L	L	L	L	L
	1	L	L	L	L	L	L	L	L	L	Н
	2	L	L	L	L	L	L	L	L	Н	L
	3	L	L	L	L	L	L	L	L	Н	Н
	•			-	•						
		•	•	•	•	•	•	•	•	•	•
	511	L	Н	Н	Н	Н	Н	Н	Н	Н	Н
	512	Н	L	L	L	L	L	L	L	L	L
				•			•	•	•	•	
	1020	Н	Н	Н	Н	Н	Н	Н	Н	L	L
	1021	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
	1022	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
	1023	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н

Absolute Maximum Ratings $(Ta = 25^{\circ}C)$

Item	Symbol	Ratings	Unit	
Power supply voltage	$V_{\scriptscriptstyle DD(max)}$	6.0	V	
Power dissipation	$P_{D(max)}$	400	mW	
Analog input voltage	V _{IN(max)}	-0.3 to AV _{DD} +0.3	V	
Digital input voltage	$V_{I(max)}$	-0.3 to 6.0	V	
Operating temperature	Topr	-10 to +85	°C	
Storage temperature	Tstg	-55 to +125	°C	

Note: 1. V_{DD} indicates AV_{DD} and DV_{DD}.

^{2.} Common connection of AV_{DD} and DV_{DD} should be made off-chip. If AV_{DD} and DV_{DD} are isolated by a noise filter, the phase difference should be 0.3 V or less at power-on and 0.1 V or less during operation.

Electrical Characteristics (Unless othewide specified, $Ta=25^{\circ}C$, $AV_{DD}=3.0~V$, $DV_{DD}=3.0~V$, $R_{EXT}=24~k\Omega$)

• Items common to CDSIN input mode and ADCIN input mode (ADCIN indicates CIN)

Item	Symbol	Min	Тур	Max	Unit	Test Conditions	Remarks
Power supply voltage range	V_{DD}	2.85	3.00	3.60	V	$f_{CLK} = 18 \text{ MHz}$	
Conversion speed range	f _{cLK} max	5.5	_	18.2	MHz		
CCD allowable offset	$V_{OF(CCD)}$	(-30)	_	(30)	mV		*1
Digital input voltage	V _{IH}	$2.0 \times \frac{\text{DV}_{\text{DD}}}{3.0}$	_	5.0	V		5 V amplitude input possible
	V _{IL}	0	_	$0.8 \times \frac{\text{DV}_{\text{DD}}}{3.0}$	V		_
	V _{IH2}	$2.25 \times \frac{\text{DV}_{\text{DD}}}{3.0}$	_	5.0	V		_
	$V_{_{\rm IL2}}$	0	_	$0.6 \times \frac{\text{DV}_{\text{DD}}}{3.0}$	V		-
Digital output voltage	V _{oh}	DV _{DD} -0.5	_	_	V	$I_{OH} = -2 \text{ mA}$	
	V _{oL}	_	_	0.5	V	I _{oL} = +2 mA	
Digital input current	I _{IH}	_	_	50	μΑ	V _{IH} = 5.0 V	
	I _{IL}	- 50	_	_	μΑ	V _{IL} = 0 V	
Digital output current	I _{ozh}	_	_	50	μΑ	$V_{OH} = V_{DD}$	
	I _{OZL}	– 50	_	_	μΑ	$V_{OL} = 0 V$	
ADC resolution	RES	10	10	10	bit		
ADC integration	INL+	_	1.0	3.0	LSB	$f_{CLK} = 18 \text{ MHz}$	
linearity	INL-	-3.0	-1.0	_	LSB		
ADC differentiation	DNL+		0.3	0.8	LSB	$f_{CLK} = 18 \text{ MHz}$	*2
linearity	DNL-	-0.8	-0.3	_	LSB		
Digital output delay time	t_{PD}	_	_	35	ns	$C_L = 10 pF$	
Digital output hold time	t _{HOLD}	10	_	_	ns	-	
Sleep current	I _{SLP}	-100	0	100	μА	Digital input pins fixed at 0 V, output pins open	
Standby current	I _{STBY}	_	10	14	mA	Digital input pins fixed at 0 V	
Input range	$V_{\text{INp-p}}$		(1.0)		V	Gain 0 dB	*1

Note: 1. Items in parentheses are reference values. Refer to page 17.

2. DNL calculate the difference of linearity error between next two codes.

Electrical Characteristics (Unless othewide specified, Ta = 25°C, AV $_{DD}$ = 3.0 V, DV $_{DD}$ = 3.0 V, R $_{EXT}$ = 24 k Ω) (cont)

• Items applicable to CDSIN input mode

Item	Symbol	Min	Тур	Max	Unit	Test Conditions	Remarks
Quiescent current	I _{DD1}	_	64	74	mA	f _{CLK} = 18 MHz	CDSIN use
Timing specification (1)	t _{CDS1}	0	5	10	ns		*3
Timing specification (2)	t _{CDS2}	11.5	1/4f _{ADCLK}	Typ × 1.2	ns		_
Timing specification (3)	t _{CDS3}	0	5	10	ns		_
Timing specification (4)	t _{CDS4}	11.5	1/4f _{ADCLK}	Typ × 1.2	ns		_
Timing specification (5)	t _{CDS5}	20.0	1/2f _{ADCLK}	Typ × 1.15	ns		_
Timing specification (6)	t _{CDS6}	-10.0	0.0	10.0	ns		
Timing specification (7)	t _{CDS7}	24.0	_	_	ns		_
Timing specification (8)	t _{CDS8}	24.0	_	_	ns		_
Input current	IIN _{CDS}	-60	_	10	μА	f _{CLK} = 18 MHz, Black/signal level difference = 1 V, gain = 0 dB	*4
Clamp level	CLP _{CDS}	_	(32)	_	LSB	Serial data CLEBEL = Low	*1
		_	(48)	_	LSB	Serial data CLEBEL = High	*1
AGC gain	AGC(0000)	-2.0	0.0	2.0	dB		*5
	AGC(0128)	2.4	4.4	6.4	dB		_
	AGC(0256)	6.7	8.7	10.7	dB		_
	AGC(0353)	10.0	12.0	14.0	dB		_
	AGC(0513)	10.0	12.0	14.0	dB		_
	AGC(0640)	14.4	16.4	18.4	dB		_
	AGC(0768)	18.7	20.7	22.7	dB		_
	AGC(0896)	23.1	25.1	27.1	dB		_
	AGC(1023)	26.9	29.4	31.4	dB		_

Note: 3. Refer to page 9 (Details of Timing Specifications when Using CDSIN).

5. Refer to page 19 (Correspondence between AGC Gain Setting and Serial Data Setting Gain).

^{4.} This is not transition current, but static current.

Electrical Characteristics (Unless othewide specified, Ta = 25°C, AV $_{DD}$ = 3.0 V, DV $_{DD}$ = 3.0 V, R $_{EXT}$ = 24 k Ω) (cont)

• Items applicable to ADCIN input mode

Item	Symbol	Min	Тур	Max	Unit	Test Conditions	Remarks
Quiescent current	l _{DD2}	_	48	57	mA	$f_{ADCLK} = 18 \text{ MHz},$ $f_{IN} = 1 \text{ kHz},$ sine wave	
Minimum clock pulse width	t _{wH} Min	_	_	24	ns	$f_{ADCLK} = 18 \text{ MHz},$ $f_{IN} = 9.001 \text{ MHz},$ sine wave	*6
	t _{wL} Min	_	_	24	ns	_	
Maximum clock pulse width	t _{wн} Max	100	_	_	ns		
	t _{wL} Max	100	_	_	ns		
Analog signal read-in time	t _{AP}	0	_	15	ns		*7
Input current for chroma input	IIN _{CIN}	-60	_	60	μΑ	$V_{IN} = 1.0 \text{ to } 2.0 \text{ V}$	*4
Clamp level for chroma input	OF2	462	512	562	LSB		
Gain select block gain	GSL(000)	0.50	0.63	0.79			
	GSL(064)	0.89	1.13	1.43			
	GSL(128)	1.29	1.63	2.05			
	GSL(192)	1.69	2.13	2.68			
	GSL(256)	2.08	2.63	3.31			
	GSL(320)	2.49	3.13	3.94			
	GSL(384)	2.88	3.63	4.57			
	GSL(448)	3.28	4.13	5.20			
	GSL(511)	3.67	4.62	5.81			
Input capacitance	$CIN_{\mathtt{ADC}}$	_	(10)	_	pF		*1

Note: 6. Regarding t_{WH} and t_{WL} .

$$1.4V \times \frac{DV_{DD}}{3.0V} \xrightarrow{ADCLK} t_{WH} t_{WL}$$

7. Refer to page 11 (Details of Timing Specifications when Using ADCIN).

Serial Interface Specification




Figure 5 Serial Interface Specification

Black Level Signal Level Difference during OBP Period

The difference between the black level sampling voltage and signal level sampling voltage during the OBP period is designated $V_{\text{OF (CCD)}}$. This value is positive when (signal level sampling voltage) > (black level sampling voltage).




Figure 6 Black Level Signal Level Difference during OBP Period

Table 4 Serial Data Function Table

		Function	on			
DI 00	Lo	Hi	Lo	Hi		
DI 01	Lo	Lo	Hi	Hi		
DI 02	AGC gain setting(LSB)	Lo→CDSIN input mode Hi→ADCIN input mode	SP INV SPSIG/SPBLK inversion	CIF Lo→CLK>10MHZ Hi→CLK<10MHZ		
DI 03	AGC gain setting	Test mode Low *4				
DI 04	AGC gain setting	Gain select circuit gain setting(LSB)				
DI 05	AGC gain setting	Gain select circuit gain setting	Test mode *4 Use prohibited			
DI 06	AGC gain setting	Gain select circuit gain setting	ALL Low			
DI 07	AGC gain setting	Gain select circuit gain setting				
DI 08	AGC gain setting	Gain select circuit gain setting	C level Lo→Black level=32/1023 Hi→Black level=48/1023			
DI 09	AGC gain setting	Gain select circuit gain setting	OBP inv Lo→Negative input Hi→Positive input	Use prohibited		
DI 10	AGC gain setting	Gain select circuit gain setting		ALL Low		
DI 11	AGC gain setting(MSB)	Gain select circuit gain setting				
DI 12	Output mode setting (LINV)	Gain select circuit gain setting(MSB)	Test mode *4			
DI 13	Output mode setting (MINV)	RESET Lo→Reset mode Hi→Normal operation mode	Use prohibited ALL Low			
DI 14	Output mode setting (TEST)	OFRST Lo→Normal operation mode Hi→Offset cancel mode				
DI 15	Output mode *2 setting (STBY) *3	SLP Lo→Normal operation mode*2 Hi→Sleep mode				

Notes: 1. When the ADCIN input mode is selected, the ADC gain setting is invalid and data 354 to 512 cannot be used. (see table 6).

- 2. STBY: Reference voltage generation circuit is in the operational state.
- SLP: All circuits are in the sleep state.

 3. When selecting STBY mode, set the ADCIN input mode before setting STBY to high.

 4. Test mode is used for IC testing, and so cannot be used.

 An **All** low **b** setting should be made.
- 5. This IC has two operating modes, determined by the C level setting (see table 5).

Table 5 Operation Mode Comparison Table

DI 00 = Lo DI 01 = Hi	C level = Lo Black level = 3	32/1023	C level = Hi Black level =	C level = Hi Black level = 48/1023			
Clamp level	32 LSB		48 LSB				
Pipe line delay	ADCIN	CDSIN	ADCIN	CDSIN			
	4 CLK	5 CLK	5 CLK	6 CLK			
OBP polarity *1	Corresponds to	Corresponds to OBPinv setting		o OBPinv setting			

Note: 1. OBP polarity





Table 6 Correspondence between AGC Gain Setting and Serial Data Setting Gain

Gain	Setting	Serial	Data
Gaiii	Selliiu	Seriai	vala

Gain Setting Data	GA9 (MSB)	GA8	GA7	GA6	GA5	GA4	GA3	GA2	GA1	GA0 (LSB)	Setting G Gain (dB)
0	0	0	0	0	0	0	0	0	0	0	0.0
1	0	0	0	0	0	0	0	0	0	1	0.034
2	0	0	0	0	0	0	0	0	1	0	0.068
3	0	0	0	0	0	0	0	0	1	1	0.102
4	0	0	0	0	0	0	0	1	0	0	0.136
:						:					:
353	0	1	0	1	1	0	0	0	0	1	12.002
354	0	1	0	1	1	0	0	0	1	0	can not
:						:					use
511	0	1	1	1	1	1	1	1	1	1	_
512	1	0	0	0	0	0	0	0	0	0	_
513	1	0	0	0	0	0	0	0	0	1	12.036
514	1	0	0	0	0	0	0	0	1	0	12.070
:						:					:
1023	1	1	1	1	1	1	1	1	1	1	29.376


Notice for Use

- 1. Careful handling is necessary to prevent damage due to static electricity.
- 2. This product has been developed for consumer applications, and should not be used in non-consumer applications.
- 3. As this IC is sensitive to power line noise, the ground impedance should be kept as small as possible. Also, to prevent latchup, a ceramic capacitor of 0.1 mF or more and an electrolytic capacitor of 10 mF or more should be inserted between the ground and power supply.
- 4. Common connection of AV_{DD} and DV_{DD} should be made off-chip. If AV_{DD} and DV_{DD} are isolated by a noise filter, the phase difference should be 0.3 V or less at power-on and 0.1 V or less during operation.
- 5. If a noise filter is necessary, make a common connection after passage through the filter, as shown in the figure below.




- 6. Connect AV_{ss} and DV_{ss} off-chip using a common ground. If there are separate analog system and digital system set grounds, connect to the analog system.
- 7. When V_{DD} is specified in the delivery specification, this indicates AV_{DD} and DV_{DD} .
- 8. No Connection (NC) pins are not connected inside the IC, but it is recommended that they be used as power supply ground pins or left open to prevent crosstalk in adjacent analog pins.
- 9. To ensure low thermal resistance of the package, a Cu-type lead material is used. As this material is less tolerant of bending than Fe-type lead material, careful handling is necessary.
- 10. The infrared reflow soldering method should be used to mount the chip. Note that general heating methods such as solder dipping cannot be used.
- 11. Confirm that the difference between the black level sampling voltage and signal level sampling voltage during the OBP period is within ±30 mV. Be sure to inform Hitachi if this range is exceeded. Depending on the mounting state, picture quality (crosscut [??] noise, wave pattern, etc.) will be dependent upon the timing of the SPBLK, SPSIG, and ADCLK signals. Check the mounting state thoroughly before use.
- 12. Serial communication should not be performed during the effective video period, since this will result in degraded picture quality. Also, use of dedicated ports is recommended for the SCK and SDATA signals used in the HD49322BF. If ports are to be shared with another IC, picture quality should first be thoroughly checked.


Operating Sequence at Power-On



Example of Recommended External Circuit



Package Dimensions



Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

Hitachi, Ltd.

Semiconductor & IC Div.

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Tel: Tokyo (03) 3270-2111

Fax: (03) 3270-5109

For further information write to:

Hitachi Semiconductor (America) Inc. 2000 Sierra Point Parkway Brisbane, CA. 94005-1897 USA

Tel: 800-285-1601 Fax:303-297-0447 Hitachi Europe GmbH Continental Europe Dornacher Straße 3 D-85622 Feldkirchen München Tel: 089-9 91 80-0

Fax: 089-9 29 30-00

Hitachi Europe Ltd. Electronic Components Div. Northern Europe Headquarters Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA United Kingdom

Tel: 01628-585000 Fax: 01628-585160 Hitachi Asia Pte I td 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd. Unit 706, North Tower, World Finance Centre Harbour City, Canton Road Tsim Sha Tsui, Kowloon Hong Kong

Tel: 27359218 Fax: 27306071

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.