(Low-Power Dot-Matrix Liquid Crystal Display Controller/Driver)

HITACHI

ADE-207-307(Z) '99.9 Rev. 0.0

Description

The HD66717 dot-matrix liquid crystal display controller and driver LSI displays alphanumerics, katakana, hiragana, and symbols. It can be configured to drive a dot-matrix liquid crystal display under the control of an I²C bus, a clock-synchronized serial, or a 4- or 8-bit microprocessor. A single HD66717 is capable of displaying a maximum of four 12-character lines, 40 segments, and 10 annunciators. The HD66717 incorporates all the functions required for driving a dot-matrix liquid crystal display such as display RAM, character generator, and liquid crystal drivers, and a booster for LCD power supply.

The HD66717 provides various functions to reduce the power consumption of an LCD system such as low-voltage operation of 2.4V or less, a booster for generating a maximum of triple LCD drive voltage from the supplied voltage, and voltage-followers for decreasing the direct current flow in the LCD drive bleeder-resistors. Combining these hardware functions with software functions such as standby and sleep modes allows a fine power control. The HD66717, with the above functions, is suitable for any portable battery-driven product requiring long-term driving capabilities and small size.

Features

- 5 × 8-dot matrix LCD drive
- Four 12-character lines, 40 segments, and 10 annunciators
- Low-power operation support:
 - 2.4 to 5.5V (low voltage)
 - Double or triple booster for liquid crystal drive voltage
 - Electron volume function and voltage-followers for decreasing the direct current flow in the LCD drive bleeder-resistors
 - Standby mode and sleep mode
 - Displays up to 10 static annunciators
- I²C bus or clock-synchronized serial interface; 4- or 8-bit parallel bus interface
- 60 × 8-bit display data RAM (60 characters max)
- 9,600-bit character generator ROM
 - -240 characters (5 \times 8 dots)

- 32 × 5-bit character generator RAM
 - -4 characters (5 \times 8 dots)
- 8 × 5-bit segment RAM
 - 40 segment-icons and marks max
- 60-segment × 34-common liquid crystal display driver
- Programmable display sizes and duty ratios (see List1)
- Vertical smooth scroll
- Double-height display
- Wide range of instruction functions:
 - Display clear, display on/off, icon and mark control, character blink, white-black inverting blinking cursor, icon and mark blink, cursor home, cursor on/off, white-black inverting raster-row
- Hardware reset
- Internal oscillation with an external resistor
- Wide range of LCD drive voltages
 - 3.0V to 13.0V
- Slim chip with/without bump (for COB) and tape carrier package (TCP)

List 1 Programmable Display Sizes and Duty Ratios

Display Size	Duty Ratio	Oscillation Frequency	Current Consumption	Multi-plexed-Drive Segments	Static-Drive Annunciators
1 line × 12 characters	1/10	40 kHz	8 μΑ	40	10
2 lines × 12 characters	1/18	80 kHz	15 μΑ	40	10
3 lines × 12 characters	1/26	120 kHz	23 μΑ	40	10
4 lines × 12 characters	1/34	160 kHz	30 μΑ	40	10

Note: Current consumption excludes that for LCD power supply source; $V_{cc} = 3V$.

Ordering Information

Type Name	External Dimension	Special spec.	Internal Font
HD66717A03TA0	TCP-153		Japanese and European fonts
HD66717A03TA1L	TCP-149	1/4 bias driving	_
HD66717A03TA2L	TCP-149	1/6 bias driving	_
HCD66717A03	Bare chip	_	
HCD66717A03BP	Au-bumped chip		_
HD66717LA03TA0	TCP-153	Built-in Low power op- amp.	_
HCD66717LA03	Bare chip	Built-in Low power op- amp.	
HCD66717LA03BP	Au-bumped chip	Built-in Low power op- amp.	
HD66717A13TA0L	TCP-153		Up-side-down pattern of A03
HCD66717A13BP	Au-bumped chip	_	
HCD66717LA13BP	Au-bumped chip	Built-in Low power op- amp.	
HD66717A02TA0L	TCP-153		European font
HCD66717A02	Bare chip	_	(ROM code : A02)
HCD66717A02BP	Au-bumped chip		
HD66717A12TA0L	TCP-153		Up-side-down pattern of A02
HCD66717A12BP	Au-bumped chip		


LCD-II Family Comparison

Item	LCD-II (HD44780U)	HD66702R	HD66710	HD66712U
Power supply voltage	2.7V to 5.5V	$5V \pm 10\%$ (standard) 2.7V to 5.5V (low voltage)	2.7V to 5.5V	2.7V to 5.5V
Liquid crystal drive voltage	3.0 to 11.0V	3.0V to 8.3V	3.0 to 13.0V	2.7 to 11.0V
Maximum display - characters per chip	8 characters × 2 lines	20 characters × 2 lines	16 characters × 2 lines/ 8 characters × 4 lines	24 characters × 2 lines/ 12 characters × 4 lines
Segment display	None	None	40	60 (extended to 80)
Display duty ratio	1/8, 1/11, and 1/16	1/8, 1/11, and 1/16	1/17 and 1/33	1/17 and 1/33
CGROM	9,920 bits (208 5-x-8 dot characters and 32 5-x-10 dot characters)	7,200 bits (160 5-x-7 dot characters and 32 5-x-10 dot characters)	9,600 bits (240 5-x-8 dot characters)	9,600 bits (240 5-x-8 dot characters)
CGRAM	64 bytes	64 bytes	64 bytes	64 bytes
DDRAM	80 bytes	80 bytes	80 bytes	80 bytes
SEGRAM	None	None	8 bytes	16 bytes
Segment signals	40	100	40	60
Common signals	16	16	33	34
Liquid crystal drive waveform	A	В	В	В
Clock source	External resistor or external clock	External resistor or external clock	External resistor or external clock	External resistor or external clock
Rf oscillation frequency	270 kHz \pm 30%	$320~\text{kHz}\pm30\%$	$270~\text{kHz} \pm 30\%$	$270~\text{kHz} \pm 30\%$
Liquid crystal voltage booster circuit	None	None	Double or triple booster circuit	Double or triple booster circuit
Liquid crystal drive operational amplifier	None	None	None	None
Bleeder-resistor for liquid crystal drive	External	External	External	External
Liquid crystal contrast adjuster	None	None	None	None
Key scan circuit	None	None	None	None
Extension driver control signal	Independent control signal	Independent control signal	Used in common with a driver output pin	Independent control signal
Reset function	Internal reset circuit	Internal reset circuit	Internal reset circuit	Internal reset circuit or reset input
Horizontal smooth scroll	Impossible	Impossible	Dot unit	Dot unit and line unit
Vertical smooth scroll	Impossible	Impossible	Impossible	Impossible
Number of displayed lines	1 or 2	1 or 2	1, 2, or 4	1, 2, or 4
Low power control	None	None	Low power mode	Low power mode
Bus interface	4 or 8 bits	4 or 8 bits	4 or 8 bits	Serial, 4, or 8 bits
Package	80-pin QFP1420 80-pin TQFP1414 80-pin bare chip	144-pin FQFP2020 144-pin bare chip	100-pin QFP1420 100-pin TQFP1414 100-pin bare chip	128-pin TCP 128-pin bare chip


LCD-II Family Comparison (cont)

Item	HD66720	HD66717	HD66727
Power supply voltage	2.7V to 5.5V	2.4V to 5.5V	2.4V to 5.5V
Liquid crystal drive voltage	3.0 to 11.0V	3.0 to 13.0V	3.0 to 13.0V
Maximum display characters per chip	10 characters × 1 line/ 8 characters × 2 lines	12 characters × 1 line/2 lines/3 lines/4 lines	12 characters × 1 line/2 lines/3 lines/4 lines
Segment display	42 (extended to 80)	40 (and 10 annunciators)	40 (and 12 annunciators)
Display duty ratio	1/9 and 1/17	1/10, 1/18, 1/26, and 1/34	1/10, 1/18, 1/26, and 1/34
CGROM	9,600 bits (240 5-x-8 dot characters)	9,600 bits (240 5-x-8 dot characters)	11,520 bits (240 6-x-8 dot characters)
CGRAM	64 bytes	32 bytes	32 bytes
DDRAM	40 bytes	60 bytes	60 bytes
SEGRAM	16 bytes	8 bytes	8 bytes
Segment signals	42	60	60
Common signals	17	34	34
Liquid crystal drive waveform	В	В	В
Clock source	External resistor or external clock	External resistor or external clock	External resistor or external clock
Rf oscillation frequency	160 kHz ± 30%	1-line mode: 40 kHz \pm 30% 2-line mode: 80 kHz \pm 30% 3-line mode: 120 kHz \pm 30% 4-line mode: 160 kHz \pm 30%	1-line mode: 40 kHz \pm 30% 2-line mode: 80 kHz \pm 30% 3-line mode: 120 kHz \pm 30% 4-line mode: 160 kHz \pm 30%
Liquid crystal voltage booster circuit	Double or triple booster circuit	Double or triple booster circuit	Double or triple booster circuit
Liquid crystal drive operational amplifier	None	Built-in for each V1 to V5	Built-in for each V1 to V5
Bleeder-resistor for liquid crystal drive	External	Internal 1/4 and 1/6 bias resistors	Internal 1/4 and 1/6 bias resistors
Liquid crystal contrast adjuster	None	Incorporated	Incorporated
Key scan circuit	$5 \times 6 = 30 \text{ keys}$	None	$4 \times 8 = 32 \text{ keys}$
Extension driver control signal	Independent control signal	None	None
Reset function	Internal reset circuit or reset input	Reset input	Reset input
Horizontal smooth scroll	Dot unit and line unit	Impossible	Impossible
Vertical smooth scroll	Impossible	Dot (raster-row) unit	Dot (raster-row) unit
Number of displayed lines	1 or 2	1, 2, 3, or 4	1, 2, 3, or 4
Low power control	Low power mode and sleep mode	Standby mode and sleep mode	Standby mode and sleep mode
Bus interface	Serial	I ² C, serial, 4, or 8 bits	I ² C or clock-synchronized serial
Package	100-pin QFP1420 100-pin TQFP1414 100-pin bare chip	Slim chip with/without bumps TCP	Slim chip with/without bumps TCP

HD66717 Block Diagram




HD66717 Pin Arrangement



ordinate
≒
w
⊆
=
ပ
≒
O
ē
1
\circ
$\overline{}$
\simeq
σ
Pad
\sim
$\overline{}$
/
D 66
ñ
\approx


			Die Specification	Die Opeditoalion	Chip size: $10.88 \times 2.89 \text{mm}^2$		Coordinate : Pad center		Orioin · Chin center		B. 10 × 70 × 70 × 20 1122	Dulip size . 10 × 10 pull		rad size . 30 × 30 mir	: :	l arget Information	(larget shape: Cross ("+")		Target center coordinate:	X = -5110, Y = -1206	X = +5115, Y = -1206	X = -5110, Y = +1206	X = +5115, Y = 1206		Target Al Tength : 26 um		Target Al wigth . 8	lalger AL Wall . O mil																
	>	1196	1106	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	920	845	721	296	472	348	223	66	-26	-150	-275	-399	-524	-648	-772	-897	-1021
	×	1790	1005	-2029	-2154	-2278	-2403	-2527	-2651	-2776	-2900	-3025	-3149	-3274	-3398	-3523	-3647	-3771	-3896	-4020	-4145	-4269	-4394	-4518	-4643	-4767	-4891	-5191	-5191	-5191	-5191	-5191	-5191	-5191	-5191	-5191	-5191	-5191	-5191	-5191	-5191	-5191	-5191	-5191	-5191
	Pad Name	SEG38	00000	SEG41	SEG42	SEG43	SEG44	SEG45	SEG46	SEG47	SEG48	SEG49	SEG50	SEG51	SEG52	SEG53	SEG54	SEG55	SEG56	SEG57	SEG58	SEG59	SEG60	Dummy	Dummy	Dummy	Dummy	Dummy	COM17	COM18	COM19	COM20	COM21	COM22	COM23	COM24	COM25	COM26	COM27	COM28	COM29	COM30	COM31	COM32	COMS1
	Š.	125	127	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	144	145	146	147	1	I	1		Ι	148	149	150	151	152	153	154	155	156	157	158	159	160	161	162	163	164
	>	1191	1101	1191	1191	1191	1191	1191	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196	1196
	×	4068	3844	3695	3571	3446	3322	3197	2948	2824	2699	2575	2451	2326	2202	2077	1953	1828	1704	1579	1455	1331	1206	1082	957	833	208	584	460	335	211	98	86-	-163	-287	-412	-536	099-	-785	606-	-1034	-1158	-1283	-1407	-1532
	Pad Name	ASEG3	ASEG4	ASEG6	ASEG7	ASEG8	ASEG9	ASEG10	SEG1	SEG2	SEG3	SEG4	SEG5	SEG6	SEG7	SEG8	SEG9	SEG10	SEG11	SEG12	SEG13	SEG14	SEG15	SEG16	SEG17	SEG18	SEG19	SEG20	SEG21	SEG22	SEG23	SEG24	SEG25	SEG26	SEG27	SEG28	SEG29	SEG30	SEG31			Ė	SEG35		SEG37
	No.	80	- G	83	84	82	98	87	88	83	90	91	92	93	94	92	96	97	98	66	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124
	>	-1192	1102	-1192	-1192	-1192	-1192	-1192	-1192	-1201	-1201	-1201	-1201	-1201	-1201	-1201	-1201	-1201	-1201	-1201	-1020	968-	-772	-647	-523	-398	-274	-149	-25	100	224	348	473	262	722	846	971	1191	1191	1191	1191	1191	1191	1191	1191
			2000		-	2940	3157	3374	3590	3809	3930	4079	4200	4349	4474	4627		4905				5191	5191	5191	5191	5191	5191	5191	5191	5191	5191	5191	5191	5191	5191	5191	5191	5191	4939	4815	4690	4566	4442	4317	4193
	Pad Name	KW/SDA	DBU/IDU	DB2/ID2	DB3/ID3	DB4/ID4	DB5/ID5	DB6	DB7	GND	GND	GND	GND	GND	GND	Vcc	Vcc	AGND	AGND	Dummy	COM16	COM15	COM14	COM13	COM12	COM11	COM10	COM9	COM8	COM7	COME	COM5	COM4	COM3	COM2	COM1	COMS2	Dummy	Dummy	Dummy	Dummy	Dummy	ACOM	ASEG1	ASEG2
	No.	4	7 7	5 4	45	46	47	48	49	20	21	25	53	24	22	26	22	28	29	I	9	61	62	63	64	9	99	29	89	69	20	7	72	73	74	72	92	I	I	Ī	I	I	22	78	79
5	>	-1260	1260	-1260	-1244	-1244	-1169	-1169	-1169	-1169	-1169	-1169	-1169	-1169	-1168	-1168	-1168	-1168	-1168	-1168	-1168	-1168	-1168	-1168	-1168	-1168	-1168	-1168	-1168	-1168	-1168	-1168	-1168	-1168	-1192	-1192	-1192	-1192	-1192	-1192	-1192	-1192	-1192	-1192	-1192
200			14891			-4315	-4034	-3913	-3793	-3672	-3552	-3432	-3311	-3191	-3045	-2924		-2683	-2526	-2406	-2225	-2105				-1562	-1411	-1290	-1139	-1018	868-	-7777	-656				21	222	429	633	837	1041	1245	1449	1653 -1192
25	Pad Name		Dummy				_	V2OUT		V40UT	V5OUT	VREFP		VREM	V2	V3	VEE	VEE	V5OUT3	V5OUT3		V5OUT2	ပ	ပ	C5	C2	Vci	Vci	GND	GND	Dummy	Vcc						SFT	IM1		OPOFF	TEST	RESET*		E/SCL
j	Š.			П	-	7	3	4	2	ဖ	_	∞	6	9	7	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26		27	28	29	30	31	32	33	34	35	36	37	38	33	9

TCP Dimensions (TA0)



HITACHI

TCP Dimensions (TA1, TA2)



Pin Functions

 Table 1
 Pin Functional Description

Signal	Number of Pins	I/O	Device Interfaced with	Function
IM1, IM0	2	I	V _{cc} or GND	Selects interface mode with the MPU: IM1, IM0 = GND, GND: I^2C bus mode (receive) IM1, IM0 = GND, V_{cc} : Clock-synchronized serial mode (receive) IM1, IM0 = V_{cc} , GND: 8-bit bus mode IM1, IM0 = V_{cc} , V_{cc} : 4-bit bus mode
RS/CS*	1	I	MPU	Selects the HD66717 during clock-synchronized serial mode: Low: HD66717 is selected and can be accessed High: HD66717 is not selected and cannot be accessed Selects the registers during 4- or 8-bit bus mode: Low: Instruction register (write); busy flag and address counter (read) High: Data registers (write/read) Must be grounded when I ² C bus mode
RW/SDA	1	I/O, I	MPU	Inputs serial (receive) data and outputs the acknowledge bit during I ² C bus mode; Inputs serial (receive) data during clock-synchronous serial mode; selects read/write during 4-or 8-bit bus mode: Low: Write High: Read
E/SCL	1	I	MPU	Inputs serial clock pulses during I ² C bus mode and clock- synchronized serial mode; enables data read/write during 4- or 8-bit bus mode
DB7, DB6, DB5/ID5 DB4/ID4	4	I, I/O	MPU	Inputs the HD66717's identification code (ID5, ID4) during I ² C bus mode and clock-synchronized serial mode;must be fixed to high or low (DB7 and DB6). Four high-order bidirectional data bus pins for tristate data transfer during 8-bit bus mode. Bidirectional data bus pins during 4-bit bus mode.
DB3/ID3, DB2/ID2, DB1/ID1, DB0/ID0,	4	I, I/O	MPU	Inputs the HD66717's identification code (ID3 to ID0) during I ² C bus mode and clock-synchronized serial mode; must be fixed to high or low. Four low-order bidirectional data bus pins for tristate data transfer during 8-bit bus mode. Must be left disconnected during 4-bit bus mode since they are not used.
COMS1, COMS2	2	0	LCD	Common output signals for segment icon display.

Table 1 Pin Functional Description (co	ont))
--	------	---

Signal	Number of Pins	I/O	Device Interfaced with	Function	
COM1 to COM32	32	0	LCD	COM8 for the first line, Cline, COM17 to COM24 COM32 for the fourth lir deselection waveforms	for character display: COM1 to COM9 to COM16 for the second for the third line, and COM25 to ne. All the unused pins output. During sleep mode (SLP= 1) or), all pins output V _{cc} level.
SEG1 to SEG60	60	0	LCD		for segment icon display and g sleep mode (SLP = 1) or standby s output V_{cc} level.
ACOM	1	0	LCD	display statically between	for annunciator display; can drive en $V_{\rm cc}$ and AGND levels; outputs $V_{\rm cc}$ display is turned off (DA = 0).
ASEG1 to ASEG10	10	0	LCD	display statically between	for annunciator display; can drive en V_{cc} and AGND levels; output V_{cc} display is turned off (DA = 0).
V2/V3	2	I	Open or Short-circuited	amplifiers; can drive LC	s for the internal operational D with 1/4 bias when V2 and V3 are 1/6 bias when they are left
V1OUT to V5OUT	5	I or O	_	when they are used (OF driving capability is insu stabilize the output. Esp and V4OUT must be att When the amplifiers are	e internal operational amplifiers POFF = GND); when amplifiers' ifficient, attach a capacitor to becially these capacitors for V1OUT backed in 1/26 duty and 1/34 duty. In our used (OPOFF = V _{CC}); V1 to V5 Indicate the operation of the operatio
VREFP, VREF,	3	1	Open or Short-circuited		ability of the internal operational the LCD power supply voltage.
VREFM				LCD Power Supply Voltage (V _{cc} -V _{EE})	Pin Settings VREF, VREFP, and VREFM
				V _{CC} -V _{EE} : 3V-5V	Only VREF and VREFP shorted
				V _{CC} -V _{EE} : 4V-6V	All pins open
				V _{CC} -V _{EE} : 5V-8V	All pins shorted
				V _{CC} -V _{EE} : 7V or more	Only VREF and VREFM shorted
V_{EE}	2	_	Power supply	GND power supply for L $V_{CC}-V_{EE} = 13V$ max.	CD drive
V _{cc} /GND	10	_	Power supply	V_{cc} : +2.4V to +5.5V, GN	ND (logic): 0V
AGND	2	_	Power supply	Low level power supply contrast of annunciators	for annunciator display; can adjust s; AGND ≥ GND.
OSC1/ OSC2	2	_	Oscillation resistor/clock		nect an external resistor ly, input clock pulses to OSC1.

	Table 1	Pin Functional Description	(cont)
--	---------	----------------------------	--------

Signal	Number of Pins	I/O	Device Interfaced with	Function
Vci	2	1	Power supply	Inputs a reference voltage and supplies power to the booster; generates the liquid crystal display drive voltage from the operating voltage.
V5OUT2	1	0	V _{EE} pin/ Booster capacitance	Voltage input to the Vci pin is boosted twice and output. When the voltage is boosted three times, the same capacitance as that of C1–C2 should be connected here.
V5OUT3	1	0	V _{EE} pin	Voltage input to the Vci pin is boosted three times and output.
C1/C2	2	_	Booster capacitance	External capacitance should be connected here when using the booster.
RESET*	1	I	_	Reset pin. Initializes the LSI when low.
EXM	1	I	MPU	External alternating signal used for annunciator display during standby mode. If annunciator display is not used, EXM must be fixed to $V_{\rm cc}$ or GND.
SFT	1	1	V _{cc} or GND	Selects the SEG output pin arrangement: when SFT = GND, SEG1 is connected to the far left of the LCD panel and when SFT = V_{cc} , SEG60 is connected to the far left of the LCD panel
OPOFF	1	I	V _{cc} or GND	Turns the internal operational amplifier off when OPOFF = V_{cc} , and turns it on when OPOFF = GND. If the amplifier is turned off (OPOFF = V_{cc}), V1 to V5 must be supplied to the V1OUT to V5OUT pins.
TEST	1	I	GND	Test pin. Must be grounded.

Block Function Description

System Interface

The HD66717 has four types of system interfaces: I²C bus, clock-synchronized serial, 4-bit bus, and 8-bit bus. The interface mode is selected by the IM1 and IM0 pins.

The HD66717 has two 8-bit registers: an instruction register (IR) and a data register (DR).

The IR stores instruction codes, such as display clear, return home, and display control, and address information for the display data RAM (DDRAM), the character generator RAM (CGRAM), and the segment RAM (SEGRAM). The IR can only be written to by MPU and cannot be read from.

The DR temporarily stores data to be written into DDRAM, CGRAM, SEGRAM, or annunciator. Data written into the DR from the MPU is automatically written into DDRAM, CGRAM, SEGRAM, or annunciator by an internal operation. The DR is also used for data storage when reading data from DDRAM, CGRAM, or SEGRAM. When address information is written into the IR, data is read and then stored into the DR from DDRAM, CGRAM, or SEGRAM by an internal operation. Data transfer between the MPU is then completed when the MPU reads the DR. After the read, data in DDRAM, CGRAM, or SEGRAM at the next address is sent to the DR for the next read from the MPU.

These two registers can be selected by the register select (RS) signal in the 4/8-bit bus interface, and by the RS bit in I²C bus or clock-synchronized serial interface (Table 2).

Busy Flag (BF)

When the busy flag is 1, the HD66717 is in the internal operation mode, and the next instruction will not be accepted. When RS = low and R/W = high in 4/8-bit bus mode (Table 2), the busy flag is output from DB7. The next instruction must be written after ensuring that the busy flag is 0. The busy flag cannot be read in I^2C bus mode or clock-synchronized serial mode; data must be transferred in appropriate timing considering instruction execution times.

Address Counter (AC)

The address counter (AC) assigns addresses to DDRAM, CGRAM, or SEGRAM. When the address set instruction is written into the IR, the address information is sent from the IR to the AC. Selection of DDRAM, CGRAM, and SEGRAM is also determined concurrently by the instruction.

After writing into (reading from) DDRAM, CGRAM, or SEGRAM, the AC is automatically incremented by 1 (or decremented by 1). The AC contents are then output to DB0 to DB6 when RS = low and R/W = high in 4/8-bit bus mode (Table 2).

Table 2 Register Selection

RS	R/W	Operation
0	0	IR write as an internal operation (display clear, etc.)
0	1	Read busy flag (DB7) read and address counter (DB0 to DB6) (4/8-bit bus interface)
1	0	DR write as an internal operation (DR to DDRAM, CGRAM, SEGRAM, or annunciator)
1	1	DR read as an internal operation (DDRAM, CGRAM, or SEGRAM to DR) (4/8-bit bus interface)

Display Data RAM (DDRAM)

Display data RAM (DDRAM) stores display data represented in 8-bit character codes. Its capacity is 60×8 bits, or 60 characters, which is equivalent to an area of 12 characters $\times 5$ lines. Any number of display lines (LCD drive duty ratio) from 1 to 4 can be selected by software. Here, assignment of DDRAM addresses is the same for all display modes (Table 3). The line to be displayed at the top of the display (display-start line) can also be selected by register settings. See Table 4.




Figure 1 Address Counter and DDRAM Address

Table 3 DDRAM Addresses and Display Positions

Display Line	1st Char.	2nd Char.	3rd Char.	4th Char.	5th Char.	6th Char.	7th Char.	8th Char.	9th Char.	10th Char.	11th Char.	12th Char.
1st	00	01	02	03	04	05	06	07	08	09	0A	0B
2nd	10	11	12	13	14	15	16	17	18	19	1A	1B
3rd	20	21	22	23	24	25	26	27	28	29	2A	2B
4th	30	31	32	33	34	35	36	37	38	39	3A	3B
5th	40	41	42	43	44	45	46	47	48	49	4A	4B

Note: Char. indicates character position.

HITACHI

Table 4 Display-Line Modes, Display-Start Line, and DDRAM Addresses

		_		_	
D:~			4	Lines	
1115	กเลง		1 T T	1116	

Display- Line Mode	Duty Ratio	Common Pins	1st Line (SN = 000)	2nd Line (SN = 001)	3rd Line (SN = 010)	4th Line (SN = 011)	5th Line (SN = 100)
1-line (NL = 00)	1/10	COM1-COM8	00H-0BH	10H–1BH	20H-2BH	30H-3BH	40H–4BH
2-line (NL = 01)	1/18	COM1-COM8 COM9-COM16	00H-0BH 10H-1BH	10H–1BH 20H–2BH	20H–2BH 30H–3BH	30H–3BH 40H–4BH	40H–4BH 00H–0BH
3-line (NL = 10)	1/26	COM1-COM8 COM9-COM16 COM17-COM24	00H–0BH 10H–1BH 20H–2BH	10H–1BH 20H–2BH 30H–3BH	20H–2BH 30H–3BH 40H–4BH	30H–3BH 40H–4BH 00H–0BH	40H–4BH 00H–0BH 10H–1BH
4-line (NL = 11)	1/34	COM1-COM8 COM9-COM16 COM17-COM24 COM25-COM32	00H–0BH 10H–1BH 20H–2BH 30H–3BH	10H–1BH 20H–2BH 30H–3BH 40H–4BH	20H–2BH 30H–3BH 40H–4BH 00H–0BH	30H–3BH 40H–4BH 00H–0BH 10H–1BH	40H–4BH 00H–0BH 10H–1BH 20H–2BH

Character Generator ROM (CGROM)

The character generator ROM generates 5×8 -dot character patterns from 8-bit character codes (Table 5). It can generate 240.5×8 -dot character patterns. User-defined character patterns are also available using a mask-programmed ROM (see the Modifying Character Patterns section.)

Character Generator RAM (CGRAM)

The character generator RAM of 32×5 bits allows the user to redefine the character patterns for user fonts. In the case of 5×8 -dot characters, up to four fonts may be redefined.

Write the character codes at addresses 00H to 03H into DDRAM to display the character patterns stored in CGRAM.

Segment RAM (SEGRAM)

The segment RAM is used to enable control of segments such as an icon and a mark by the user program. Segments and characters are driven by a multiplexing drive method.

SEGRAM has a capacity of 8×5 bits, for controlling the display of a maximum of 40 icons and marks. While COMS1 and COMS2 outputs are being selected, SEGRAM is read and segments (icons and marks) are displayed by a multiplexing drive method (20 segments each during COMS1 and COMS2 selection).

Bits in SEGRAM corresponding to segments to be displayed are directly set by the MPU, regardless of the contents of DDRAM and CGRAM.

Timing Generation Circuit

The timing generation circuit generates timing signals for the operation of internal circuits such as DDRAM, CGROM, CGRAM, and SEGRAM. RAM read timing for display and internal operation timing by MPU access are generated separately to avoid interfering with each other. Therefore, when writing data to DDRAM, for example, there will be no undesirable interferences, such as flickering, in areas other than the display area.

Cursor/Blink Control Circuit

The cursor/blink (or white-black inversion) control is used to produce a cursor or a flashing area on the display at a position corresponding to the location stored in the address counter (AC).

For example (Figure 2), when the address counter is 08H, a cursor is displayed at a position corresponding to DDRAM address (08)H.

Multiplexing Liquid Crystal Display Driver Circuit

The multiplexing liquid crystal display driver circuit consists of 34 common signal drivers (COM1 to COM32, COMS1, COMS2) and 60 segment signal drivers (SEG1 to SEG60). When the number of lines are selected by a program, the required common signal drivers automatically output drive waveforms, while the other common signal drivers continue to output deselection waveforms.

Character pattern data is sent serially through a 60-bit shift register and latched when all needed data has arrived. The latched data then enables the segment signal drivers to generate drive waveform outputs.

The shift direction of 60-bit data can be selected by the SFT pin; select the direction appropriate to the device mounting configuration.

When multiplexing drive is not used, or during standby or sleep mode, all common and segment signal drivers output the V_{CC} level, halting display.

Annunciator Driver Circuit

The static annunciator drivers, which are specially used for displaying icons and marks, consists of 1 common signal driver (ACOM) and 10 segment signal drivers (ASEG1 to ASEG10). Since this driver circuit operates at the logic operating voltage ($V_{\rm CC}$ -AGND), the LCD drive power supply circuit is not necessary, and low-power consumption can be achieved. It is suitable for mark indication during system standby because of its drive capability during standby and sleep modes. When multiplexing drive is not used, or during standby or sleep mode, all common and segment signal drivers output the $V_{\rm CC}$ level, halting display.

HITACHI

Booster

The booster doubles or triples a voltage input to the Vci pin. With this function, both the internal logic units and LCD drivers can be controlled with a single power supply.

Oscillator

The HD66717 can provide R-C oscillation simply by adding an external oscillation resistor between the OSC1 and OSC2 pins. The appropriate oscillation frequency for operating voltage, display size, and frame frequency can be obtained by adjusting the external-resistor value. Clock pulses can also be supplied externally. Since R-C oscillation is halted during standby mode, current consumption can be reduced.

V-Pin Voltage-Followers

A voltage-follower for each voltage level (V1 to V5) reduces current consumption by the LCD drive power supply circuit. No external resistors are required because of the internal bleeder-resistor, which generates different levels of LCD drive voltage. The voltage-followers can be turned off while multiplexing drive is not being used.

Contrast-Adjuster

The contrast-adjuster can adjust LCD contrast by varying LCD drive voltage by software. This function is suitable for selecting appropriate brightness of the LCD or for temperature compensation.




Figure 2 Cursor Position and DDRAM Address

 Table 5
 Relation between Character Codes and Character Patterns (ROM code : A02)

Upper Lower bits	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
bits bits			0010					0111		1001	<u> </u>				1110	
xxxx0000	CG RAM (1)					. 	••• 					: . : : 				
xxxx0001	CG RAM (2)							-===								
xxxx0010	CG RAM (3)	€ €	11								# .		•*• •••• ••••			
xxxx0011	CG RAM (4)	3 3	#				_ =	-:::			į.					
xxxx0100	CG RAM (5)										.:::					
xxxx0101	CG RAM (6)															
xxxx0110	CG RAM (7)							I I					-1			
xxxx0111	CG RAM (8)	#								••••		::		×	• •••	
xxxx1000	CG RAM (1)	-#-							<u>!</u> .!		;	100				
xxxx1001	CG RAM (2)							* !							." !!!!!	
xxxx1010	CG RAM (3)		*	## ##												
xxxx1011	CG RAM (4)	-		# - !							*	*				
xxxx1100	CG RAM (5)				<u>.</u>	***									•	
xxxx1101	CG RAM (6)	<u></u>														
xxxx1110	CG RAM (7)						!-" !		<u>J.J.</u>	::: .					•	
xxxx1111	CG RAM (8)	#		•		_ ===== _		Û			£				•	

HITACHI

 Table 6
 Relation between Character Codes and Character Patterns (ROM code: A03)

Upper						l	ı —	_						ı —	_	ı —
Lower bits bits	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
xxxx 0000	CG RAM (1)					•••••	••	::: ,				•••••		***	***	;: :
xxxx 0001	CG RAM (2)		•	•	! !			•::# <u></u>	·		:: 3	***	•••••	:;		
xxxx 0010	CG RAM (3)		* *		6		b	 .	;	Æ	•	•••	::;		::::	
xxxx 0011	CG RAM (4)	•••	#	••••	•••••	; ; ; ; ; ;	;	••••	:::			•••	••••	7	••••	***
xxxx 0100	CG RAM (1)	::::	:::	::	<u>.</u> .;	••••		†		::	•••	•••••	! ••	†:	<u>į</u> į	:
xxxx 0101	CG RAM (2)		* 33				\$000 \$000 \$000	 i		<u>:</u> :	**	•••	•••••	••••	3	
xxxx 0110	CG RAM (3)	•••		: <u></u>	30000 30000		† "	i	:::		••••	<u>†</u>	•••	*****	;····	20000
xxxx 0111	CG RAM (4)		:	****			::::	i.,i	:	·	.20	****	•••••	••••	:	JI.
xxxx 1000	CG RAM (1)		•••	8	!!	***	! ;	•••	2.03 20003	·;	•••		•••••• •••••	i .i	.;**	••••
xxxx 1001	CG RAM (2)	::	•	••••	***	• •	•	: <u>;</u>	; ; ; ;	:;				! į. ,	•• ‡	3.00
xxxx 1010	CG RAM (3)	*	: ; :	33 33		*****		••••	; ;		••••	•••••	•	<u>.</u>		••••
xxxx 1011	CG RAM (4)	30000	•••••	33 33		100	! :	•	::	4.	;: *	***			*] ;
xxxx 1100	CG RAM (1)	*****	.3	•••		:4:	***	i	2.0	÷:	***		••••	·	‡ .	; :::
xxxx 1101	CG RAM (2)	•	•••••	00000	! ::	•••	[*]	3.	:	•••••		••••	•••	•••••	‡	•••••
xxxx 1110	CG RAM (3)		**	•••	! !	••••	! ";	••••	:;		::::	1:	: :	•,••	;·**;	
xxxx 1111	CG RAM (4)		.•••	••••		•••••	::::	•••••	:::: :::	••••	* : : :	*. ;	***	::	::::	

 Table 7
 Relation between Character Codes and Character Patterns (ROM code: A13)

			ı .			I	I	I	I						
0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
CG RAM (1)				·	i	.••	<u>i</u> .	.i.,	\$000 \$000 \$000		•••••	•	***	:	
CG RAM (2)		•	•	ļ <u>i</u>		·:::	·:::	•	:::	13	·	•	;;	•==	<u></u>
CG RAM (3)	•:::		***		Ŀ		i	:::::	H.	i	٠.	:::	*:	!:: :	
CG RAM (4)	***	##	•••••		•••••	;	••••	•==	::::	•••	::		••••	:::	***
CG RAM (1)		••••	r;	<u>;</u> ;	i nin		÷.	•		••	•••••	<u>.</u> .	<u>.</u>	i :	::
CG RAM (2)	•					;;	:":	•:::	::::	#	•	•••••	••••	:::	:":
CG RAM (3)				i		<u>.</u>	•••	•===		•••••		••••	•••••	i ;	•
CG RAM (4)							;*;	.3.		*	•••••	•••••	••••	::::	·
CG RAM (1)	•••••	•		!!		ļ ¹	•••	:::::	,,	٠٠.	·i	•4•	ì	••••	•••• ••••
CG RAM (2)	::	•		::	•••	3	,;	:::::	:";			•	! [*	•• ‡	
CG RAM (3)	••••	***	##	•••	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	•••	•••••	;;;;	:":	••••	•••••	i ,i	;·.	•*•	::::
CG RAM (4)			::			•••	•		: <u>‡</u> .		•		:***	::	·••••
CG RAM (1)	2222	:	•		****	7	•	:	••••	. į .:	••••	*,		:‡·	izi
CG RAM (2)	•	****	•••••		•••	<u></u>	•	;;	•	••••	••••	•••	•••	***	•••••
CG RAM (3)	•••	**		<u>.</u>	•••	!!	••••			••••	••••	: : :	•••	ļ.,.:	
CG RAM (4)		•••			•••••	::	•	ii	••	:::		·: ••••	173	::::	
	CG RAM (1) CG RAM (2) CG RAM (4) CG RAM (3) CG RAM (4) CG RAM (2) CG RAM (3) CG RAM (4) CG RAM (1) CG RAM (2) CG RAM (2) CG RAM (2) CG RAM (3) CG RAM (2) CG RAM (3) CG RAM (3) CG RAM (4) CG RAM (3) CG RAM (3)	CG RAM (3) CG RAM (4) CG RAM (2) CG RAM (2) CG RAM (3) CG RAM (2) CG RAM (3) CG RAM (4) CG RAM (3) CG RAM (2) CG RAM (3) CG RAM (4)	CG RAM (3) CG RAM (4) CG RAM (2) CG RAM (3) CG RAM (3) CG RAM (3) CG RAM (4) CG RAM (2) CG RAM (3) CG RAM (3) CG RAM (3) CG RAM (3) CG RAM (4) CG RAM (3) CG RAM (4) CG RAM (3) CG RAM (4)	CG RAM (1) CG RAM (2) CG RAM (3) CG RAM (4) CG RAM (2) CG RAM (3) CG RAM (3) CG RAM (2) CG RAM (3) CG RAM (3) CG RAM (3) CG RAM (4) CG RAM (3) CG RAM (4)	CG RAM (1) CG RAM (2) CG RAM (3) CG RAM (4) CG RAM (1) CG RAM (2) CG RAM (3) CG RAM (4) CG RAM (2) CG RAM (3) CG RAM (3) CG RAM (4) CG RAM (3) CG RAM (4)	CG RAM (1)	CG RAM A	CG RAM (1)	CG RAM A	CG RAM (1) A A A A A A A A A A A A A A A A A A A	CG RAM (1) A A A A A A A A A A A A A A A A A A A	RAM (1)	GRAM (1) A A A A A A A A A A A A A A A A A A A	RAM (1)	CGRAM (2) 1

Note: This A13 font pattern is an upside-down pattern of A03.

HITACHI

Modifying Character Patterns

- Character pattern development procedure

 The following operations correspond to the numbers listed in Figure 3:
- 1. Determine the correspondence between character codes and character patterns.
- 2. Create a listing indicating the correspondence between EPROM addresses and data.
- 3. Program the character patterns into an EPROM.
- 4. Send the EPROM to Hitachi.
- 5. Computer processing of the EPROM is performed at Hitachi to create a character pattern listing, which is sent to the user.
- 6. If there are no problems within the character pattern listing, a trial LSI is created at Hitachi and samples are sent to the user for evaluation. When it is confirmed by the user that the character patterns are correctly written, mass production of the LSI will proceed at Hitachi.




Figure 3 Character Pattern Development Procedure

Programming Character Patterns

This section explains the correspondence between addresses and data used to program character patterns in EPROM.


Programming to EPROM

The HD66717 character generator ROM can generate 240.5×8 -dot character patterns. Table 8 shows correspondence between the EPROM address data and the character pattern.

Handling Unused Character Patterns

- 1. EPROM data outside the character pattern area: This is ignored by the character generator ROM for display operation so any data is acceptable.
- 2. EPROM data in CGRAM area: Always fill with zeros.
- 3. Treatment of unused user patterns in the HD66717 EPROM: According to the user application, these are handled in either of two ways:
 - a. When unused character patterns are not programmed: If an unused character code is written into DDRAM, all its dots are lit, because the EPROM is filled with 1s after it is erased.
 - b. When unused character patterns are programmed as 0s: Nothing is displayed even if unused character codes are written into DDRAM. (This is equivalent to a space.)

Table 8 Example of Correspondence between EPROM Address Data and Character Pattern $(5 \times 8 \text{ Dots})$



Notes: 1. EPROM addresses A11 to A4 correspond to a character code.

- 2. EPROM addresses A2 to A0 specify the line position of the character pattern. EPROM address A3 should be set to 0.
- 3. EPROM data O4 to O0 correspond to character pattern data.
- 4. Areas which are lit (indicated by shading) are stored as 1, and unlit areas as 0.
- 5. The eighth raster-row is also stored in the CGROM, and should also be programmed. If the eighth raster-row is used for a cursor, this data should all be set to zero.
- 6. EPROM data bits O7 to O5 are invalid. 0 should be written in all bits.

Table 9 Example of Relationships between Character Code (DDRAM) and Character Pattern (CGRAM Data)

Character code (DDRAM data)	CGRAM address MSB	CGRAM data LSB
D7 D6 D5 D4 D3 D2 D1 D0	A4 A3 A2 A1 A0 O7 O6 O5	O4 O3 O2 O1 O0
0 0 0 0 * * 0 0	0 0 0 0 0 0 * * * * 0 0 1 (Don't care) 0 1 0 1 1 0 0 1 0 1 1 1 1 0 1 1 1 1	1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 0 1 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0
=	= =	= (
0 0 0 0 * * 1 1	1 1 0 0 0 0 * * * * (Don't care) 0 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1	1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 0 1 0 1 0

Notes: 1. The lower 2 bits of the character code correspond to the upper two bits of the CGRAM address (2 bits: 4 types).

- 2. CGRAM address bits 0 to 2 designate the character pattern raster-row position. The 8th raster-row is the cursor position and its display is formed by a logical OR with the cursor.
- 3. The upper three bits of the CGRAM data are invalid; use the lower five bits.
- 4. When the upper four bits (bits 7 to 4) of the character code are 0, CGRAM is selected. Bits 3 and 2 of the character code are invalid (*). Therefore, for example, the character codes (00)H and (08)H correspond to the same CGRAM address.
- 5. A set bit in the CGRAM data corresponds to display selection, and 0 to non-selection.
 - * Indicates no effect.

HITACHI

Table 10 Correspondence between Segment Display SEGRAM Addresses (ASEG) and Driver Signals

	ASEG	Addr	ess	Segment Signals										
MSI	В		LSB	D7	D6	D5	D4	D3	D2	D1	D0	Signal		
1	0	0	0	*	*	*	SEG1, SEG21, SEG41	SEG2, SEG22, SEG42	SEG3, SEG23, SEG43	SEG4, SEG24, SEG44	SEG5, SEG25, SEG45	COMS1		
1	0	0	1	*	*	*	SEG6, SEG26, SEG46	SEG7, SEG27, SEG47	SEG8, SEG28, SEG48	SEG9, SEG29, SEG49	SEG10, SEG30, SEG50	COMS1		
1	0	1	0	*	*	*	SEG11, SEG31, SEG51	SEG12, SEG32, SEG52	SEG13, SEG33, SEG53	SEG14, SEG34, SEG54	SEG15, SEG35, SEG55	COMS1		
1	0	1	1	*	*	*	SEG16, SEG36, SEG56	SEG17, SEG37, SEG57	SEG18, SEG38, SEG58	SEG19, SEG39, SEG59	SEG20, SEG40, SEG60	COMS1		
1	1	0	0	*	*	*	SEG1, SEG21, SEG41	SEG2, SEG22, SEG42	SEG3, SEG23, SEG43	SEG4, SEG24, SEG44	SEG5, SEG25, SEG45	COMS2		
1	1	0	1	*	*	*	SEG6, SEG26, SEG46	SEG7, SEG27, SEG47	SEG8, SEG28, SEG48	SEG9, SEG29, SEG49	SEG10, SEG30, SEG50	COMS2		
1	1	1	0	*	*	*	SEG11, SEG31, SEG51	SEG12, SEG32, SEG52	SEG13, SEG33, SEG53	SEG14, SEG34, SEG54	SEG15, SEG35, SEG55	COMS2		
1	1	1	1	*	*	*	SEG16, SEG36, SEG56	SEG17, SEG37, SEG57	SEG18, SEG38, SEG58	SEG19, SEG39, SEG59	SEG20, SEG40, SEG60	COMS2		

Notes: 1. When the SFT pin is grounded, the SEG1 pin output is connected to the far left of the LCD panel, and when the SFT pin is high, the SEG60 pin output is connected to the far left.

- 2. SEG1 to SEG20 data is identical to SEG21 to SEG40 and SEG41 to SEG60 data.
- 3. The lower five bits (D4 to D0) of SEGRAM data determine on or off display of each segment. A segment is selected (turned on) when the corresponding data is 1, and is deselected (turned off) when the corresponding data is 0. The upper three bits (D7 to D5) are invalid.

Table 11 Correspondence between Annunciator Display Addresses (AAN) and Driver Signals

AAN Address					Common							
MSB	3		LSB	D7	D6	D5	D4	D3	D2	D1	D0	Signal
0	0	0	0	ASEG1 Blink	ASEG1 Data	ASEG2 Blink	ASEG2 Data	ASEG3 Blink	ASEG3 Data	ASEG4 Blink	ASEG4 Data	ACOM
0	0	0	1	ASEG5 Blink	ASEG5 Data	ASEG6 Blink	ASEG6 Data	ASEG7 Blink	ASEG7 Data	ASEG8 Blink	ASEG8 Data	ACOM
0	0	1	0	ASEG9 Blink	ASEG9 Data	ASEG10 Blink	ASEG10 Data	*	*	*	*	ACOM

Notes: 1. The annunciator is turned on when the corresponding even bit (data) is 1, and is turned off when 0.

2. The turned-on annunciator blinks when the corresponding odd bit (blink) is 1. Blinking is provided by repeatedly turning on the annunciator for 32 frames and then turning it off for the next 32 frames.

Instructions

Outline

Only the instruction register (IR) and the data register (DR) of the HD66717 can be controlled by the MPU. Before starting internal operation of the HD66717, control information is temporarily stored in these registers to allow interfacing with various peripheral control devices or MPUs which operate at different speeds. The internal operation of the HD66717 is determined by signals sent from the MPU. These signals, which include register selection (RS), read/write (R/W), and the data bus (DB0 to DB7), make up the HD66717 instructions (Table 18). There are four categories of instructions that:

- Control display
- Control power management
- Set internal RAM addresses
- Perform data transfer with internal RAM

Normally, instructions that perform data transfer with internal RAM are used the most. However, auto-incrementation by 1 (or auto-decrementation by 1) of internal HD66717 RAM addresses after each data write can lighten the program load of the MPU.

While an instruction is being executed for internal operation, or during reset, no instruction other than the busy flag/address read instruction can be executed.

Because the busy flag is set to 1 while an instruction is being executed, check it to make sure it is 0 before sending another instruction from the MPU. If an instruction is sent without checking the busy flag, the time between the first instruction issue and next instruction issue must be longer than the instruction execution time itself. Refer to Table 16 for the list of each instruction execution cycles (clock pulses). The execution time depends on the operating clock frequency (oscillation frequency).

Instruction Description

Status Read

The status read instruction (Figure 4) reads the busy flag (BF) indicating that the system is now internally operating on a previously received instruction. If BF is 1, the internal operation is in progress. The next instruction will not be accepted until BF is reset to 0. Check the BF status before the next write operation. At the same time, the value of the address counter in binary AAAAAA is read out. This address counter is used by both CGRAM, DDRAM, and SEGRAM addresses, and its value is determined by the previous instruction.

Clear Display

The clear display instruction (Figure 5) writes space code (20)H (character pattern for character code (20)H must be a blank pattern) into all DDRAM addresses. It then sets DDRAM address 0 into the address counter. It also sets I/D to 1 (increment mode) in entry mode.




Figure 4 Status Read Instruction




Figure 5 Clear Display Instruction

HITACHI

Return Home

The return home instruction (Figure 6) sets DDRAM address 0 into the address counter. The DDRAM contents do not change. The cursor or blinking goes to the top left of the display.

Start Oscillator

The start oscillator instruction (Figure 7) re-starts the oscillator from a halt state in standby mode. After issuing this instruction, wait at least 10 ms for oscillation to become stable before issuing the next instruction. (Refer to the Standby Mode section.)

Entry Mode

The entry mode instruction (Figure 8) includes the I/D and OSC bits.

I/D: Increments (I/D = 1) or decrements (I/D = 0) the DDRAM address by 1 when a character code is written into or read from DDRAM. The cursor or blinking moves to the right when incremented by 1 and to the left when decremented by 1. The same applies to writing and reading of CGRAM and SEGRAM.

OSC: Divides the external clock frequency by four (OSC = 1) using the resulting clock as an internal operating clock. The execution time for this instruction and subsequent ones is therefore quadrupled. The execution time of clearing this bit (OSC = 0) is also quadrupled. (For application of this instruction, refer to the Partial-Display-Off Function section.)




Figure 6 Return Home Instruction




Figure 7 Start Oscillator Instruction

Cursor Control

The cursor control (Figure 9) includes the B/W, C, and B bits.

B/W: When B/W is 1, the character at the cursor position is cyclically (every 32 frames) displayed with black-white inversion.

C: The cursor is displayed on the 8th raster-row when C is 1. The cursor is displayed using 5 dots in the 8th raster-row for 5×8 -dot character font.

B: The character indicated by the cursor blinks when B is 1. The blinking is displayed as switching between all black dots and displayed characters every 32 frames. The cursor and blinking can be set to display simultaneously. When LC and B=1, the blinking is displayed as switching between all white dots and displayed characters.

Figure 10 shows cursor control examples.




Figure 8 Entry Mode Instruction




Figure 9 Cursor Control Instruction

HITACHI

Display On/Off Control

The display on/off control instruction (Figure 11) includes DC, DS, and LC bits.

DC: The character display is on when DC is 1 and off when DC is 0. When off, the display data remains in DDRAM, and can be displayed instantly by setting DC to 1.

DS: When DS = 1, segment display for icons and marks that is controlled by the multiplexing drive method is turned on and when DS = 0, it is turned off.

When both DC and DS = 0, multiplexing drive is halted, setting the outputs from SEG1 to SEG60, COM1 to COM32, and COMS1 and COMS2 to $V_{\rm CC}$ level to turn off the display. This can suppress current for LCD charging or discharging due to LCD driving operations.

LC: When LC = 1, a cursor attribute is assigned to the line that contains the address counter (AC) value. Cursor mode can be selected with the B/W, C, and B bits. Refer to the Line-Cursor Display section.




Figure 10 Cursor Control Examples




Figure 11 Display On/Off Instruction

Power Control

The cursor control instruction (Figure 12) includes the AMP, SLP, and STB bits.

AMP: When AMP = 1, each voltage-follower for V1 to V5 pins and the booster are turned on. When AMP = 0, current consumption can be reduced while character or segment display controlled by the multiplexing drive method is not being used.

SLP: When SLP = 1, the HD66717 enters sleep mode, where all the internal operations are halted except for annunciator display function and the R-C oscillator, thus reducing current consumption. Refer to the Sleep Mode section. Only the following instructions can be executed during sleep mode.

- a. Annunciator address set (AAN)
- b. Annunciator data write
- c. Annunciator display on or off (DA = 1 or 0)
- d. Voltage-follower on or off (AMP = 1 or 0)
- e. Standby mode set (STB = 1)
- f. Sleep mode cancel (SLP = 0)

During sleep mode, other RAM data and instructions cannot be updated but they are retained.

STB: When STB = 1, the HD66717 enters standby mode, where the device completely stops, halting all the internal operations including the internal R-C oscillator and no external clock pulses are supplied. However, annunciator display alone is available when the alternating signal for annunciator-driving signals is supplied to the EXM pin. When the annunciator display is not needed, make sure to turn off display (DA = 0). Refer to the Standby Mode section. Only the following instructions can be executed during standby mode.

- a. Annunciator address set (AAN)
- b. Annunciator data write
- c. Annunciator display on or off (DA = 1 or 0)
- d. Voltage-follower on or off (AMP = 1 or 0)
- e. Start oscillator
- f. Standby mode cancel (STB = 0)

During standby mode, RAM data and other instructions may be lost; they must be set again after standby mode is cancelled.




Figure 12 Power Control Instruction

HITACHI

Display Control

The display control instruction (Figure 13) includes the NL and DL bits.

NL1, NL0: Designates the number of display lines. This value determines the LCD drive multiplexing duty ratio (Table 12). The address assignment is the same for all display line modes.

DL3–DL1: Doubles the height of characters on a specified line. The first, second, or third line is doubled in height when DL1, DL2, or DL3 = 1, respectively. Two lines can be simultaneously doubled in a 4-line display. Refer to the Double-Height Display section.




Figure 13 Display Control Instruction

Table 12 NL Bits and Display Lines

NL1	NL0	Number of Display Lines	LCD Drive Multiplexing Duty Ratio
0	0	1	1/10
0	1	2	1/18
1	0	3	1/26
1	1	4	1/34

Contrast Control

The contrast control instruction (Figure 14) includes the SN and CT bits.

SN2: Combined with the SN1 and SN0 bits described in the Scroll Control section to select the first line to be scrolled (display-start line).

CT3–CT0: Controls the LCD drive voltage (potential difference between V_{CC} and V5) to adjust contrast (Figure 15 and Table 13). Refer to the Contrast Adjuster section.




Figure 14 Contrast Control Instruction




Figure 15 Contrast Adjuster

HITACHI

Scroll Control

The scroll control instruction (Figure 16) includes the SN and SL bits.

SN1, SN0: Combined with the SN2 bit described in the Contrast Control section to select the top line to be displayed (display-start line) through the data output from the COM1 pin (Table 14). After first five lines are displayed from the top line, the cycle is repeated and scrolling continues.

Table 13 CT Bits and Variable Resistor Value of Contrast Adjuster

CT3	CT2	CT1	СТ0	Variable Resistor Value (VR)
0	0	0	0	6.4 x R
0	0	0	1	6.0 x R
0	0	1	0	5.6 x R
0	0	1	1	5.2 x R
0	1	0	0	4.8 x R
0	1	0	1	4.4 x R
0	1	1	0	4.0 x R
0	1	1	1	3.6 x R
1	0	0	0	3.2 x R
1	0	0	1	2.8 x R
1	0	1	0	2.4 x R
1	0	1	1	2.0 x R
1	1	0	0	1.6 x R
1	1	0	1	1.2 x R
1	1	1	0	0.8 x R
1	1	1	1	0.4 x R




Figure 16 Scroll Control Instruction

SL2–SL0: Selects the top raster-row to be displayed (display-start raster-row) in the display-start line specified by SN2 to SN0. Any raster-row from the first to eighth can be selected (Table 15). This function is used to perform vertical smooth scroll together with SN2 to SN0. Refer to the Vertical Smooth Scroll section.

Table 14 SN Bits and Display-Start Lines

SN2	SN1	SN0	Display-Start Line
0	0	0	1st line
0	0	1	2nd line
0	1	0	3rd line
0	1	1	4th line
1	0/1	0/1	5th line

Table 15 SN Bits and Display-Start Raster-Rows

SL2	SN1	SL0	Display-Start Raster-Row
0	0	0	1st raster-row
0	0	1	2nd raster-row
0	1	0	3rd raster-row
0	1	1	4th raster-row
1	0	0	5th raster-row
1	0	1	6th raster-row
1	1	0	7th raster-row
1	1	1	8th raster-row

HITACHI

Annunciator/SEGRAM Address Set

The annunciator/SEGRAM address set instruction (Figure 17) includes the DA and A bits.

DA: Turns annunciator display on or off. When DA = 1, annunciator display is turned on and driven statically. When DA = 0, annunciator display is turned off with ASEG1 to ASEG10 and ACOM pins held to V_{CC} level.

The internal operating clock supply is halted during standby mode; make sure to turn off display (DA = 0) if the external alternating signal is not supplied. Refer to the Segment Display and Annunciator Display section and the Standby Mode section.

AAAA: Used for setting the SEGRAM address in the address counter (AC) or for setting an annunciator address. The SEGRAM addresses range from 1000H to 1111H (8 addresses), while the annunciator addresses range from 0000H to 0010H (3 addresses).

The annunciator address is directly set without using the address counter, and consequently must be updated for each access. The annunciator address can be set even during sleep and standby modes.

Once the SEGRAM address is set, data in the SEGRAM can be accessed consecutively since the address counter is automatically incremented or decremented by one according to the I/D bit setting after each access. The SEGRAM address cannot be set during sleep or standby mode.




Figure 17 Annunciator/SEGRAM Address Set Instruction

CGRAM Address Set

The CGRAM address set instruction (Figure 18) includes the A bits.

AAAAA: Used for setting the CGRAM address in the address counter (AC). The CGRAM addresses range from 00H to 1FH (32 addresses) (Table 16).

Once the CGRAM address is set, data in the CGRAM can be accessed consecutively since the address counter is automatically incremented or decremented according to the I/D bit setting after each access. The CGRAM address cannot be set during sleep or standby mode.




Figure 18 CGRAM Address Set Instruction

Table 16 CGRAM Addresses and Character Codes

Displayed Character	CGRAM Address	Character Codes	
1st character	00H to 07H	00H	
2nd character	08H to 0FH	01H	
3rd character	10H to 17H	02H	
4th character	18H to 1FH	03H	

HITACHI

DDRAM Address Set

The DDRAM address set instruction (Figure 19) includes the A bits.

AAAAAA: Used for setting the DDRAM address in the address counter (AC). The DDRAM addresses range from 00H to 4BH (60 addresses) (Table 17).

Once the DDRAM address is set, data in the DDRAM can be accessed consecutively since the address counter is automatically incremented or decremented according to the I/D bit setting after each access. Here, invalid addresses are automatically skipped. The DDRAM address cannot be set during sleep or standby mode.




Figure 19 DDRAM Address Set Instruction

Table 17 DDRAM Addresses and Invalid Addresses

Displayed Line	DDRAM Address	Invalid Addresses
1st line	00H to 0BH	0CH to 0FH
2nd line	10H to 1BH	1CH to 1FH
3rd line	20H to 2BH	2CH to 2FH
4th line	30H to 3BH	3CH to 3FH
5th line	40H to 4BH	4CH and subsequent addresses

Write Data to RAM

The write data to RAM instruction (Figure 20) writes 8-bit data to annunciator or DDRAM, or lower 5-bit data to SEGRAM or CGRAM that is selected by the previous specification of the address set instruction (annunciator/SEGRAM address set, CGRAM address set, or DDRAM address set).

After a write, the address is automatically incremented or decremented by 1 according to the I/D bit setting in the entry mode instruction.


The annunciator address is not automatically updated; it must be specifically updated to write data to a different address. During sleep and standby modes, DDRAM, CGRAM, or SEGRAM cannot be accessed.

Read Data from RAM

The read data from RAM instruction (Figure 21), reads 8-bit data from DDRAM, or 5-bit binary data from CGRAM or SEGRAM that is selected by the previous specification of the address set instruction (SEGRAM address set, CGRAM address set, or DDRAM address set). The unused upper three bits of CGRAM or SEGRAM data are read as 000; annunciator data cannot be read. If no address is specified by the address set instruction just before this instruction, the first data read will be invalid. When executing serial read instructions, the next address is normally read from the next address.

After a read, the address is automatically incremented or decremented by 1 according to the I/D bit setting in the entry mode instruction.

Table 18 lists the above instructions.






Figure 21 Read Data from RAM Instruction

HITACHI

Table 18 Instruction List

		Code							Execution				
Instruction	No.	R/W	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	Cycle *1
Status	SR	1	0	BF	AC	AC	AC	AC	AC	AC	AC	Reads busy flag (BF), which indicates internal operations are being performed, and reads address counter (AC).	0
Clear display	CL	0	0	0	0	0	0	0	0	0	1	Clears entire display and sets DDRAM address 0 in address counter.	310
Return home	СН	0	0	0	0	0	0	0	0	1	0	Sets DDRAM address 0 in address counter.	10
Start oscillator	os	0	0	0	0	0	0	0	0	1	1	Starts oscillation during standby mode.	_
Entry mode set	EM	0	0	0	0	0	0	0	1	I/D	OSC	Sets address update direction after RAM access (I/D), and system clock division (OSC).	10
Cursor control	CR	0	0	0	0	0	0	1	B/W	С	В	Sets black-white inverting cursor (B/W), 8th raster- row cursor (C), and blink cursor (B).	10
Display on/off control	DO	0	0	0	0	0	1	0	DC	DS	LC	Sets character display on/off (DC), segment display on/off (DS), and line-cursor on/off (LC).	10
Power control	PW	0	0	0	0	0	1	1	AMP	SLP	STB	Turns on voltage-follower and booster (AMP), and sets sleep mode (SLP) and standby mode (STB).	10
Display control	DC	0	0	0	0	1	NL1	NL0	DL3	DL2	DL1	Sets the number of display lines (NL) and the line to be doubled in height.	10
Contrast control	CN	0	0	0	1	0	SN2	СТЗ	CT2	CT1	СТО	Sets the display-start line (SN2) and contrast-adjusting value (CT).	10
Scroll control	SC	0	0	0	1	1	SN1	SN0	SL2	SL1	SL0	Sets the display-start line (SN) and display-start raster-row (SL).	10
Annunciator /SEGRAM address set	AS	0	0	1	0	0	DA				AAN/ A _{SEG0}	Turns on annunciator display and sets annunciator/SEGRAM address.	10
CGRAM address set	CA	0	0	1	0	1	A _{CG4}	A _{CG3}	A _{CG2}	A _{CG1}	A _{CG0}	Sets the initial CGRAM address to the address counter.	10
DDRAM address set (upper bits)	DA	0	0	1	1	0	0	0	0	A _{DD6}	A _{DD5}	Sets the initial higher DDRAM address to the address counter.	10
DDRAM address set (lower bits)	DA	0	0	1	1	1	A _{DD4}	A _{DD3}	A _{DD2}	A _{DD1}	A _{DD0}	Sets the initial lower DDRAM address to the address counter.	10

Table 18 Instruction List (cont)

			Code									Execution	
Instruction	No.	R/W	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	Cycle *1
Write data to RAM	WD	0	1			Write	data					Writes data to DDRAM, CGRAM, SEGRAM, or annunciator.	10
Read data from RAM	RD	1	1			Read	data					Reads data from DDRAM, CGRAM, or SEGRAM.	10
	BF	= 1:	Inter	nally op	eratin	g				AC:	Addre	ess counter	
	I/D	= 1:	Incre	ment						I/D	= 0:	Decrement	
	OSC	= 1:	Syste	em cloc	k divid	led by	four						
	B/W	= 1:	Black	Black-white inverting cursor on $C = 1$:							8th raster-row cursor on		
	В	= 1:	Blink	Blink cursor on									
	D	= 1:	Displ	Display on									
	DC	= 1:		Character display on DS = 1:							= 1:	Segment display on	
	LC	= 1:		Line containing AC given cursor attribute									
				•							= 1:	Sleep mode	
			Standby mode										
	NL1,I	NL0:	Number of display lines [00: 1line (1/10 duty ratio), 01: 2 10: 3 lines (1/26 duty ratio), 11:4 lines (1/34 duty ratio)]									lines (1/18 duty ratio),	
		.		,		,	,,		`	,	/-	DI 0 1 0 1 11 1	
				•	•	`	= 1: 1	st line	, DL2 :	= 1: 2n	d line,	DL3 = 1: 3rd line)	
				rast ad	•		-4 Ii	004.	منالم من	. 040.	0 4 1:	- 044. 4th line 400. Eth line	- \
				•	,							ie, 011: 4th line, 100: 5th line ister-row)	∌)
	DA			ıay-sıaı ınciatoı		,	,000. I	รเ เสรเ	ei-iow		. OIII Id	ister-row)	
				-0010:			addra	20		AAN/	^	= 1000–1111: SEGRAM ad	ddrocc
		OLO		-0010. CGRAN						~~IN/	↑SEG	- 1000-1111. SEGRAM at	Jui 699
				DRAM :		•		,					
	אטטו	, ,,,,,,,,	, J. DL	> 1 \/\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	uuuiG	000)	0000	10010	,				

Note: 1. Represented by the number of operating clock pulses; the execution time depends on the supplied clock frequency or the internal oscillation frequency.

HITACHI

Reset Function

Initializing by Internal Reset Circuit

The HD66717 is internally initialized by RESET input. During reset, the system executes the instructions as described below. Here, the busy flag (BF) therefore indicates a busy state (BF = 1), accepting no instruction or RAM data access from the MPU. Here, reset input must be held at least 10 ms.

After releasing power-on reset, clear display instruction is operated, so wait for 1,000 clock-cycles or more.

Make sure to reset the HD66717 immediately after power-on reset in I²C bus mode.

- 1. Instruction set initialization
 - a. Clear display:

Writes 20H to DDRAM after releasing reset

b. Return home

Sets the address counter (AC) to 00H to select the DDRAM

- c. Start oscillator
- d. Entry mode

I/D = 1: Increment by 1

OSC = 0: Clock frequency not divided

e. Cursor control

B/W = 0: White-black inverting cursor off

C = 0: 8th raster-row cursor off

B = 0. Blink cursor off

f. Display on/off control

DC = 0: Character display off

DS = 0: Segment display off

LC = 0: Line-cursor off

g. Power control

AMP = 0: LCD power supply off

SLP = 0: Sleep mode off

STB = 0: Standby mode off

h. Display control

NL1, NL0 = 11: 4-line display (1/34 multiplexing duty ratio)

DL3–DL1 = 000: Double-height display off

i. Contrast adjust

CT = 0000: Weak contrast

i. Scroll control

SN2-SN0 = 000: First line displayed at the top

SL2–SL0 = 000: First raster-row displayed at the top of the first line

k. Annunciator control

DA = 0: Annunciator display off

2. RAM data initialization

a. DDRAM

All addresses are initialized to 20H by the clear display instruction

b. CGRAM/SEGRAM

Not automatically initialized by reset input; must be initialized by software while display is off (DC and DS = 0)

c. Annunciator data

Not automatically initialized by reset input; must be initialized by software while display is off (DA=0)

3. Output pin initialization

- a. LCD driver output pins (SEG/COM, ASEG/ACOM): Outputs $V_{\rm CC}$ level
- b. Booster output pins (V5OUT2 and V5OUT3): Outputs GND level
- c. Oscillator output pin (OSC2): Outputs oscillation signal

Transferring Serial Data

I²C Bus Interface

Grounding the IM1 and IM0 pins (interface mode pins) allows serial data transfer conforming to the I²C bus interface over the serial data line (SDA) and serial transfer clock line (SCL). Here, the HD66717 operates in an exclusive-receive slave mode.

The HD66717 initiates serial data transfer by transferring the first byte when a high SCL level at the falling edge of the SDA input is sampled; it ends serial data transfer when a high SCL level at the rising edge of the SDA input is sampled.

The HD66717 is selected when the higher six bits of the 7-bit slave address in the first byte transferred from the master device match the 6-bit device identification code assigned to the HD66717. The HD66717, when selected, receives the subsequent data strings. Any identification code can be assigned by the DB5/ID5 to DB0/ID0 pins; select an appropriate code that is not assigned to any other slave device. The higher four bits (ID5 to ID2) of this identification code is recommended as 0111. Two different slave addresses must be assigned to a single HD66717 because the least significant bit (LSB) of the slave address is used as a register select bit (RS): when RS = 0, an instruction can be issued and when RS = 1, data can be written to a RAM. The eighth bit of the first byte (R/W bit) must be 0 since the HD66717 exclusively receives data.

The ninth bit of the first byte is a receive-data acknowledge bit (ACK). When the received slave address matches the device ID code, the HD66717 pulls down the ACK bit to a low level. Therefore, the ACK output buffer is an open-drain structure, only allowing low-level output. However, the ACK bit is undetermined immediately after power-on; make sure to initialize the LSI using the RESET* input.

After identifying the address in the first byte, the HD66717 receives the subsequent data as an HD66717 instruction or as RAM data. Having received 8-bit data normally, the HD66717 pulls down the ninth bit (ACK) to a low level. Therefore, if the ACK is not returned, the data must be transferred again. Multiple bytes of data can be consecutively transferred until the transfer-end condition is satisfied. Here, when the serial data transfer rate is longer than that of the HD66717 instruction execution cycle, effective data transfer is possible without retransmission (see Table 18, Instruction List). Note that the display-clear instruction alone requires longer execution time than the others.

Table 19 illustrates the first bytes of I^2C bus interface data and Figure 22 shows the I^2C bus interface timing sequence .

Table 19 First Bytes of I²C Bus Interface Data

Transferred	Rit	String
Transferred	BIT	String

First Byte	S	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7	Bit 8	Bit 9
I ² C bus system	Transfer				I ² C slav	ve addres	ss		R/W	ACK
	start	A6	A5	A4	А3	A2	A1	A0		
HD66717	Transfer				Device	ID code		RS	0	ACK
	start	ID5	ID4	ID3	ID2	ID1	ID0	_		
		0	1	1	1					




Figure 22 I²C Bus Interface Timing Sequence

HITACHI

Clock-Synchronized Serial Interface

Setting the IM1 and IM0 pins (interface mode pins) to the GND and high levels, respectively, allows standard clock-synchronized serial data transfer, using the chip select (CS*), SDA, and SCL lines. Here, the HD66717 exclusively receives data.

The HD66717 initiates serial data transfer by transferring the start byte at the falling edge of the CS* input. It ends serial data transfer at the rising edge of the CS* input.

The HD66717 is selected when the 6-bit chip address in the start byte transferred from the transmitting device matches the 6-bit (device) identification code assigned to the HD66717. The HD66717, when selected, receives the subsequent data strings. Any identification code can be assigned by the DB5/ID5 to DB0/ID0 pins. Two different chip addresses must be assigned to a single HD66717 because the seventh bit of the start byte is used as a register select bit (RS): when RS = 0, an instruction can be issued and when RS = 1, data can be written to a RAM. The eighth bit of the start byte must be 0.

After receiving the start byte, the HD66717 receives the subsequent data as an HD66717 instruction or as RAM data. Data is transferred with the MSB first. To transfer data consecutively, adjust the data transfer rate so that the HD66717 can complete the current instruction before the eighth bit of the next instruction is transferred. See Table 18, Instruction List. If the next instruction is received during execution of the previous instruction, the next instruction will be ignored. Note that the display-clear instruction alone requires longer execution time than the others.

Figure 23 shows the clock-synchronised serial interface timing sequence.




Figure 23 Clock-Synchronized Serial Interface Timing Sequence

Transferring Parallel Data

Interface with an 8-Bit MPU

Eight-bit data can be transferred in parallel by setting the IM1 and IM0 pins to the V_{CC} and GND levels, respectively (Figure 24). The HD66717 can interface directly with an 8-bit bus synchronized with the E clock, or with an 8-bit MCU through an I/O port (Figure 25). When the number of I/O lines or chip packaging size is limited, a 4-bit bus interface or even serial data transfer should be used.




Figure 24 8-Bit Parallel Data Transfer Timing Sequence




Figure 25 8-Bit MPU Interface

Interface with a 4-Bit MPU

Four-bit data can be transferred in parallel by setting both the IM1 and IM0 pins to the $V_{\rm CC}$ level (Figure 26). Four-bit data representing higher or lower bits of 8-bit instructions or 8-bit RAM data can be transferred in that order.

The HD66717 can forcibly reset the counter that counts the number of higher and lower 4-bit data transfers in a 4-bit bus interface. This function, called transfer-syncronization, can be performed by writing a special instruction containing 0000 four consecutive times after return home (Figure 27). For example, when a data transfer sequence becomes disordered due to noise or some undesired factor, this function resets the counter and thus enables resuming data transfer from the higher 4 bits. Using this function at specified intervals prevents display-system crash.

This transfer-synchronization must be performed after power-on reset.




Figure 26 4-Bit Parallel Data Transfer Timing Sequence

HITACHI




Figure 27 4-Bit Data Transfer Synchronization

Oscillator Circuit

The HD66717 can either be supplied with operating clock pulses externally (external clock mode) or oscillate using an internal R-C oscillator and an external oscillator-resistor (internal oscillation mode), as shown in Figure 28. An appropriate oscillator-resistor must be used to obtain the optimum clock frequency according to the number of display lines (Table 20). Instruction execution times change in proportion to the operating clock frequency or R-C oscillation frequency; MPU data transfer rate must be appropriately adjusted (see Table 18, Instruction List). Figure 29 shows a sample LCD drive output waveform, where 4-lines are displayed with 1/34 multiplexing duty ratio.




Figure 28 Oscillator Circuit

Table 20 Oscillation Frequency and LCD Frame Frequency

Item		1-Line Display NL1, NL0 = 00	2-Line Display NL1, NL0 = 01	3-Line Display NL1, NL0 = 10	4-Line Display NL1, NL0 = 11
Multiplexing duty ratio		1/10	1/18	1/26	1/34
Oscillator resistance (R _f)	$V_{CC} = 3V$	620 kΩ	300 kΩ	200 kΩ	150 kΩ
CR oscillator frequency	_	40 kHz	85 kHz	120 kHz	160 kHz
Frame frequency	_	67 Hz	79 Hz	77 Hz	78Hz

HITACHI




Figure 29 LCD Drive Output Waveform Example (4-line display with 1/34 multiplexing duty ratio)

Power Supply for Liquid Crystal Display Drive

When External Power Supply and Internal Operational Amplifiers are Used

To supply LCD drive voltage directly from the external power supply without using the internal booster, circuits should be connected as shown in Figure 30. Here, contrast can be adjusted through the CT bits of the contrast-control instruction.

The HD66717 incorporates a voltage-follower operational amplifier for each of V1 to V5 to reduce current flowing through the internal bleeder-resistors, which generate different levels of liquid-crystal drive voltages. Thus, potential differences between V_{CC} and V1 and between V_{EE} and V5 must be 0.4V or greater. Note that the OPOFF pin must be grounded when using the operational amplifiers.




Figure 30 External Power Supply Circuit Example for LCD Drive Voltage Generation

When an Internal Booster and Internal Operational Amplifiers are Used

To supply LCD drive voltage using the internal booster, circuits should be connected as shown in Figure 31. Here, contrast can be adjusted through the CT bits of the contrast-control instruction. Temperature can be compensated either through the CT bits or by controlling the reference voltage for the booster (Vci pin) using a thermistor.

Note that Vci is both a reference voltage and power supply for the booster; the reference voltage must therefore be adjusted using an emitter-follower or a similar element so that sufficient current can be supplied. In this case, Vci must be equal to or smaller than the V_{CC} level.

The HD66717 incorporates a voltage-follower operational amplifier for each of V1 to V5 to reduce current flowing through the internal bleeder-resistors, which generate different levels of liquid-crystal drive voltages. Thus, potential differences between V_{CC} and V1 and between V_{EE} and V5 must be 0.4V or greater. Note that the OPOFF pin must be grounded when using the operational amplifiers.




Figure 31 Internal Power Supply Circuit Example for LCD Drive Voltage Generation




Figure 32 Temperature Compensation Circuit Example

HITACHI

The HD66717's internal operational amplifiers have a reduced drive current to save current consumption; when the internal operational amplifiers cannot fully drive the LCD panel used, an appropriate capacitors must be inserted between each output of V10UT to V50UT and $V_{\rm CC}$ to stabilize the operational amplifier output (Figure 33). Especially, the capacitors for V10UT and V40UT must be inserted when 1/26 duty or 1/34 duty drives.

The L version (HD66717L) saves the driving current.




Figure 33 Operational Amplifier Output Stabilization Circuit Example

HI	16	67	71	7
	,,,		, .	•


LCD driving current (I _{EE})*2	When 1/10, 1/18-duty drive (1 line, 2 lines)	When 1/26, 1/34-duty drive (3 lines, 4 lines)
When $I_{\text{EE}} \leq 15 \ \mu A$	Capacitors for V1OUT to V5OUT must be inserted.	Capacitors for V1OUT to V5OUT must be inserted.
When 15 μ A \leq I _{EE} \leq 40 μ A	Capacitors for V1OUT and V4OUT must be inserted.	Capacitors for V1OUT and V4OUT must be inserted.
When $I_{EE} \ge 40 \ \mu A$	Capacitors for V1OUT and V4OUT may be inserted after confirming the display quality.	•

- Notes: 1. These relationships between LCD driving current (I_{EE}) and the external capacitors are applied to designing LCM, but they cannot guarantee the practical display quality. This display quality depends on LCD panel size and LCD material used, and it must be checked and confirmed with your LCD panel.
 - 2. These LCD driving currents (I_{EE}) depend on the LCD driving voltage between V_{CC} and V_{EE} , and setting of VREF, VREFP and VREFP pins.
 - 3. Especially the capacitors for V1OUT and V4OUT are most efficient for display quality.
 - 4. This condition is an example when the frame frequency is 60Hz to 100Hz. If higher frame frequency is used, these external capacitors should be enhanced to prevent the cross-talk.

HITACHI

When an Internal Booster and External Bleeder-Resistors are Used

When the internal operational amplifiers cannot fully drive the LCD panel used, V1 to V5 voltages can be supplied through external bleeder-resistors (Figure 34). Here, the OPOFF pin must be set to the V_{CC} level to turn off the internal operational amplifiers. Since the internal contrast adjuster is disabled in this case, contrast must be adjusted externally. Double- and triple-boosters can be used as they are.



Note: 1. Resistance of each external bleeder resistor should be 5 k Ω to 15 k Ω .

- 2. The bias current value for driving liquid-crystals can be varied by adjusting the resistance (2R) between the V2OUT and V3OUT pins.
- The internal contrast-adjuster is disabled; contrast must be adjusted either by controlling the external variable resistor between V_{EE} and V5OUT or Vci for the booster.
- 4. Vci is both a reference voltage and power supply for the booster; connect it to V_{CC} directly or combine it with a transistor so that sufficient current can be obtained.
- 5. Vci must be smaller than V_{CC}.

Figure 34 External Bleeder-Resistor Example for LCD Drive Voltage Generation Power Supply Circuit

Contrast Adjuster

Multiplexing Drive System

Contrast for an LCD controlled by the multiplexing drive method can be adjusted by varying the liquid-crystal drive voltage (potential difference between V_{CC} and V5) through the CT bits of the contrast control instruction (electron volume function). See Figure 35 and Table 20. The value of a variable resistor (VR) can be adjusted within the range from 0.4R through 6.4R, where R is a reference resistance obtained by dividing the total resistance between V_{CC} and V5.

The HD66717 incorporates a voltage-follower operational amplifier for each of V1 to V5 to reduce current flowing through the internal bleeder-resistors, which generate different levels of liquid-crystal drive voltages. Thus, potential differences between $V_{\rm CC}$ and V1 and between $V_{\rm EE}$ and V5 must be 0.4V or greater. Note that the OPOFF pin must be grounded when using the operational amplifiers.

- 1/6 bias (V2 and V3 pins left open)
 - LCD drive voltage VLCD: $6R \times (V_{CC} V_{EE})/(6R + VR)$ (VR = a value within the range from 0.4R to 6.4R)
 - VLCD adjustable range: $0.484 \times (V_{CC} V_{EE}) \le VLCD \le 0.938 \times (V_{CC} V_{EE})$
 - Potential difference between V_{CC} and V1: $R \times (V_{CC} V_{EE})/(6R + VR) \ge 0.4$ (V)
 - Potential difference between V5 and V_{EE} : $VR \times (V_{CC} V_{EE})/(6R + VR) \ge 0.4$ (V)
- 1/4 bias (V2 and V3 pins short-circuited)
 - LCD drive voltage VLCD: $4R \times (V_{CC} V_{EE})/(4R + VR)$ (VR = a value within the range from 0.4R to 6.4R)
 - VLCD adjustable range: $0.385 \times (V_{CC} V_{EE}) \le VLCD \le 0.909 \times (V_{CC} V_{EE})$
 - Potential difference between V_{CC} and V1: $R \times (V_{CC} V_{EE})/(4R + VR) \ge 0.4$ (V)
 - Potential difference between V5 and V_{EE} : $VR \times (V_{CC} V_{EE})/(4R + VR) \ge 0.4$ (V)

Static Drive System

Contrast for a statically-driven LCD, that is, annunciator display, can be adjusted through the AGND pin. The annunciators are driven statically by the potential difference between $V_{\rm CC}$ and AGND. The AGND pin level must be equal to or greater than the GND level.




Figure 35 Contrast Adjuster

Table 21 Contrast-Adjust Bits (CT) and Variable Resistor Values

\sim T	Register	
	Redister	

	3					
CT2	CT1	СТ0	Variable Resistor Value (VR)			
0	0	0	6.4 R			
0	0	1	6.0 R			
0	1	0	5.6 R			
0	1	1	5.2 R			
1	0	0	4.8 R			
1	0	1	4.4 R			
1	1	0	4.0 R			
1	1	1	3.6 R			
0	0	0	3.2 R			
0	0	1	2.8 R			
0	1	0	2.4 R			
0	1	1	2.0 R			
1	0	0	1.6 R			
1	0	1	1.2 R			
1	1	0	0.8 R			
1	1	1	0.4 R			
	0 0 0 0 1 1 1 1 0 0 0 0	0 0 0 0 0 0 0 1 1 0 1 1 0 1 0 1 1 1 0 1 1 0 1	0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 1 1 0 0 0 0 0 1 0 1 0 0 1 0 0 1 1 1 0 0 1 0 0 1 0 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1	0 0 0 6.4 R 0 0 1 6.0 R 0 1 0 5.6 R 0 1 1 5.2 R 1 0 0 4.8 R 1 0 1 4.4 R 1 1 0 4.0 R 1 1 1 3.6 R 0 0 0 3.2 R 0 0 1 2.8 R 0 1 0 2.4 R 0 1 1 2.0 R 1 0 1.6 R 1 0 1 1.2 R 1 1 0 0.8 R		

LCD Module Interface

Segment data output pins SEG1 to SEG60 can be connected either from left to right or right to left of an LCD panel according to the SFT pin level. When the SFT pin is grounded, SEG1 is connected to the far left of the panel, and when it is at the $V_{\rm CC}$ level, SEG60 is connected to the far left. Either connection mode can be selected according to the LCD module layout and routing on a printed-circuit board. Figures 36 shows two examples.




Figure 36 LCD Module Interface Examples

Segment Display and Annunciator Display

The HD66717 provides both segment display, which is driven by the multiplexing method, and annunciator display, which is driven statically. Annunciator display is driven at a logic operating voltage ($V_{\rm CC}$ – AGND) and is thus also available while the LCD drive power supply is turned off. Accordingly, annunciator display is suitable for displaying marks during system standby, when it is desirable to reduce current consumption. It is available in sleep mode, where internal multiplexing operations for character or segment display are halted. If an alternating signal is supplied to the EXM pin, it is also available in standby mode, where the internal R-C oscillator is halted. Here, AGND must be equal to or above the GND level.

Note that annunciator display cannot share character display drivers SEG and COM but require special drivers ASEG and ACOM that require long routing.

Tables 22 to 24 illustrates segment display and annunciator display.

Table 22 Comparison between Segment Display and Annunciator Display

Segment Display	Annunciator Display
20 each by COMS1 and COMS2	10
Impossible	Possible
SEG1-SEG60 (shared with character display)	ASEG1–ASEG10 (independent of character display)
COMS1, COMS2	ACOM
V _{cc} – V5 (LCD power supply necessary)	V _{cc} – AGND (LCD power supply unnecessary)
Display possible together with character display by multiplexing drive	Display possible by static drive
Impossible (SEG and COM output V _{cc})	Possible by static drive
Impossible (SEG and COM output V _{cc})	Possible by supplying alternating signal to the EXM pin
	20 each by COMS1 and COMS2 Impossible SEG1–SEG60 (shared with character display) COMS1, COMS2 V _{cc} – V5 (LCD power supply necessary) Display possible together with character display by multiplexing drive Impossible (SEG and COM output V _{cc}) Impossible

Table 23 Correspondence between Segment Display SEGRAM Addresses (ASEG) and Driver Signals

	ASEG Address		_ Common	Common Segment Signals					
MSB			LSB	Signal	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
1	0	0	0	COMS1	SEG1/21/41	SEG2/22/42	SEG3/23/43	SEG4/24/44	SEG5/25/45
1	0	0	1	COMS1	SEG6/26/46	SEG7/27/47	SEG8/28/48	SEG9/29/49	SEG10/30/50
1	0	1	0	COMS1	SEG11/31/51	SEG12/32/52	SEG13/33/53	SEG14/34/54	SEG15/35/55
1	0	1	1	COMS1	SEG16/36/56	SEG17/37/57	SEG18/38/58	SEG19/39/59	SEG20/40/60
1	1	0	0	COMS2	SEG1/21/41	SEG2/22/42	SEG3/23/43	SEG4/24/44	SEG5/25/45
1	1	0	1	COMS2	SEG6/26/46	SEG7/27/47	SEG8/28/48	SEG9/29/49	SEG10/30/50
1	1	1	0	COMS2	SEG11/31/51	SEG12/32/52	SEG13/33/53	SEG14/34/54	SEG15/35/55
1	1	1	1	COMS2	SEG16/36/56	SEG17/37/57	SEG18/38/58	SEG19/39/59	SEG20/40/60

Table 24 Correspondence between Annunciator Display Addresses (AAN) and Driver Signals

	AA	N Address		Common	Segment Signals			
MSB			LSB	Signal	Bits 7, 6	Bits 5, 4	Bits 3, 2	Bits 1, 0
0	0	0	0	ACOM	ASEG1	ASEG2	ASEG3	ASEG4
0	0	0	1	ACOM	ASEG5	ASEG6	ASEG7	ASEG8
0	0	1	0	ACOM	ASEG9	ASEG10	_	_

Note: The annunciator is turned on when the corresponding even bit (bit 6, 4, 2, or 0) is 1, and the turned-on annunciator blinks when the corresponding odd bit (bit 7, 5, 3, or 1) is 1.

Annunciator Drive

Figure 37 shows annunciator drive output waveforms in two modes.




Figure 37 Annunciator Drive Output Waveforms

Vertical Smooth Scroll

The HD66717 can scroll in the vertical direction in units of raster-rows. This function is achieved by writing character codes into the DDRAM area that is not being used for display. In other words, since the DDRAM corresponds to a 5-line × 12-character display, one of the lines can be used to achieve continuous smooth vertical scroll even in a 4-line display. Here, after the fifth line is displayed, the first line is displayed again. Specifically, this function is controlled by incrementing or decrementing the value in the scroll-start line bits (SL2 to SL0) and scroll-start raster-row bits (SN2 to SN0) by 1. For example, to smoothly scroll up, first set SN2 to SN0 to 000, and increment SL2 to SL0 by 1 from 000 to 111 to scroll seven raster-rows. Then increment SN2 to SN0 to 001, and again increment SL2 to SL0 by 1 from 000 to 111. To start displaying and scrolling from the first raster-row of the second line, update the first line of DDRAM data as desired during its non-display period.

Figure 38 shows an example of vertical smooth scrolling and Figure 39 shows an example of setting instructions for vertically scrolling upward in a 4-line display (NL1 and NL0 = 11).

0423-25-1111 LCD_Controll Set initial data to all DDRAM addresses 9) 8 raster-row scrolled un er Driver \cdot SN2-0 = 001 >> HD66717 \cdot SL2-0 = 000 1) Not scrolled HITACHI LTD. 0423-25-1111 LCD Controll \cdot SN2-0 = 000 er Driver \cdot SL2-0 = 000 Update the first line of DDRAM data HITHCHI LID. **0423-25-1111** 2) 1 raster-row scrolled 10) 9 raster-row scrolled 0423-25-1111 LCD_Controll LCD Controll er Driver er Driver HD66717 \cdot SL2-0 = 001 - SL2-0 = 001 HITHUHI LTV. 0423-25-1111 LCD Controll **じ423-23-1111** 3) 2 raster-row scrolled 11) 10 raster-row scrolled LCD Controll er Driver en Driver \cdot SL2-0 = 010 - SL2-0 = 010 0423-25-1111 4) 3 raster-row scrolled 12) 11 raster-row scrolled LCD Controll LCD Controll er Driver er Driver HD66717 \cdot SL2-0 = 011 \cdot SI 2-0 = 011 0423-25-1111 5) 4 raster-row scrolled 13) 12 raster-row scrolled LCD Controll LCD Controll er Driver เมก er Driver HD66717 \cdot SL2-0 = 100 SL2-0 = 1006) 5 raster-row scrolled LCD Controll 0423-25-1111 14) 13 raster-row scrolled LCD Controll er Driver er Driver >> HD66717 >> HD66717 - SL2-0 = 101 Nou Pouico - SL2-0 = 101 7) 6 raster-row scrolled 0423-25-1111 15) 14 raster-row scrolled LCD Controll LCD Controll up er Driver qu er Driver >> HD66717 >> HD66717 \cdot SL2-0 = 110 New Device - SL2-0 = 110 0423-25-1111 8) 7 raster-row scrolled LCD Controll 16) 15 raster-row scrolled er Driver >> HD66717 LCD Controll up up er Driver >> HD66717 New Device - SL2-0 = 111 \cdot SL2-0 = 111

Figure 38 Example of Vertical Smooth Scrolling




Figure 39 Example of Setting Instructions for Vertical Smooth Scroll (4-line display (NL1 and NL0 = 11))

Line-Cursor Display

The HD66717 can assign a cursor attribute to an entire line corresponding to the address counter value by setting the LC bit to 1 (Table 25). One of three line-cursor modes can be selected: a black-white inverting blink cursor (B/W=1), an underline cursor (C=1), and a blink cursor (B=1). The blink cycle for a black-white inverting blink cursor and for a blink cursor is 32 frames. These line-cursors are suitable for highlighting an index and/or marker, and for indicating an item in a menu with a cursor or an underline.

Figures 40 to 42 show three line-cursor examples.

Table 25 Address Counter Value and Line-Cursor

Address Counter Value (AC)	Selected Line for Line-Cursor
00H to 0BH	Entire 1st line (12 digits)
10H to 1BH	Entire 2nd line (12 digits)
20H to 2BH	Entire 3rd line (12 digits)
30H to 3BH	Entire 4th line (12 digits)
40H to 4BH	Entire 5th line (12 digits)

HITACHI




Figure 40 Example of Black-White Inverting Blink Cursor (LC = 1; B/W = 1)




Figure 41 Example of Underline Cursor (LC = 1; C = 1)

HITACHI




Figure 42 Example of Blink Cursor (LC = 1; B = 1)

Double-Height Display

The HD66717 can double the height of any desired line from the first to third lines. A line can be selected by the DL3 to DL1 bits as listed in Table 26. All the standard font characters stored in the CGROM and CGRAM can be doubled in height, providing an easy-to-see display. Note that there should be no space between lines for double-height display (Figure 43).

Table 26 Double-Height Display Specifications

DL3	DL2	DL1	2-Line Display (NL1, NL0 = 01)	3-Line Display (NL1, NL0 = 10)	4-Line Display (NL1, NL0 = 11)
0	0	0	1st & 2nd lines: normal	1st to 3rd lines: normal	1st to 4th lines: normal
0	0	1	1st line: double-height	1st line: double-height 2nd line: normal	1st line: double-height 2nd & 3rd lines: normal
0	1	0	Disabled	2nd line: double-height 1st line: normal	2nd line: double-height 1st & 3rd lines: normal
0	1	1	1st line: double-height	Disabled	1st & 2nd lines: double-height
1	0	0	1st & 2nd lines: normal	Disabled	3rd line: double-height 1st & 2nd lines: normal
1	0	1	1st line: double-height	1st line: double-height 2nd line: normal	Disabled
1	1	0	Disabled	2nd line: double-height 1st line: normal	Disabled
1	1	1	1st line: double-height	Disabled	1st & 2nd lines: double-height
					-

HITACHI




Figure 43 Double-Height Display Examples

Partial-Display-Off Function

The HD66717 can program the number of display lines (NL1 and NL0 bits), divide the internal operating frequency by four (OSC bit), and adjust the display contrast (CT bit). Combining these functions, the HD66717 can turn off the second and/or subsequent lines, displaying only the characters in the first line to reduce internal current consumption (partial-display-off function). This function is suitable for calendar or time display, which needs to be continuous during system standby with minimal current consumption. Here, the second to fourth non-displayed lines are constantly driven by the deselection level voltage, thus turning off the LCD for the lines.

Note that internal clock frequency is reduced to a quarter, quadrupling execution time of each instruction; MPU data transfer rate must be appropriately adjusted.

Table 27 lists partial-display-off function specifications and Figure 44 shows a sample display using the partial-display-off function.

Table 27 Partial Display Off Function

Function Item	Normal 4-Line Display	Partially-Off Display
Character display	1st to 4th lines displayed	Only 1st line displayed
Segment display	Possible	Possible
Annunciator display	Possible	Possible
R-C oscillation frequency	160 kHz	160 kHz
Internal operating frequency	160 kHz (OSC = 0)	40 kHz (OSC = 1)
LCD single-line drive frequency	2.7 kHz (1/34 duty ratio)	0.7 kHz (1/10 duty ratio)
Frame frequency	78 Hz	66 Hz

Note: Select an optimum LCD drive voltage (between V_{cc} and V5) for the multiplexing duty ratio used, using a reference voltage input pin (Vci) for the booster or the contrast-adjust bits (CT).

HITACHI




Figure 44 Example of Partially-Off Display (date and time indicated)

Sleep Mode

Setting the sleep mode bit (SLP) to 1 puts the HD66717 in sleep mode, where the device halts all the internal display operations except for annunciator display operations, thus reducing current consumption. Specifically, character and segment displays, which are controlled by the multiplexing drive method, are completely halted. Here, all the SEG (SEG1 to SEG60) and COM (COM1 to COM34) pins output the $V_{\rm CC}$ level, resulting in no display. If the AMP bit is set to 0 in sleep mode, the LCD drive power supply can be turned off, reducing the total current consumption of the LCD module.

Annunciators can be normally displayed in sleep mode. Since they are driven at logic operating power supply voltage (V_{CC} – AGND), they are available even if the LCD power supply is turned off (AMP = 0). This function allows time and alarm marker indication during system standby with reduced current consumption.

During sleep mode, no instructions can be accepted for character/segment display and neither DDRAM, CGRAM, nor SEGRAM can be accessed.

Table 28 compares the functions of sleep mode and standby mode.

Table 28 Comparison of Sleep Mode and Standby Mode

Function Item	Sleep Mode (SLP = 1)	Standby Mode (STB = 1)
Character display	Turned off	Turned off
Segment display	Turned off	Turned off
Annunciator display	Can be turned on	Can be turned on when an alternating signal is supplied to the EXM pin
R-C oscillation	Normally operates	Halted

HITACHI

Standby Mode

Setting the standby mode bit (STB) to 1 puts the HD66717 in standby mode, where the device stops completely, halting all internal operations including the R-C oscillator, thus further reducing current consumption compared to that in sleep mode. Specifically, character and segment displays, which are controlled by the multiplexing drive method, are completely halted. Here, all the SEG (SEG1 to SEG60) and COM (COM4 to COM34) pins output the $V_{\rm CC}$ level, resulting in no display. If the AMP bit is set to 0 in standby mode, the LCD drive power supply can be turned off.

Annunciators can be displayed simply by supplying an approximately 40-Hz alternating signal for the LCD drive signals to the EXM pin externally. If annunciator display is unnecessary during standby mode, the EXM pin must be fixed to the V_{CC} or GND level and the annunciator display-on bit (DA) set to 0.

During standby mode, no instructions can be accepted other than those for annunciator display and the start-oscillator instruction. To cancel standby mode, issue the start-oscillator instruction to stabilize R-C oscillation before setting the STB bit to 0.

Figure 45 shows the procedure for setting and cancelling standby mode.




Figure 45 Procedure for Setting and Cancelling Standby Mode

Absolute Maximum Ratings*

Item	Symbol	Unit	Value	Notes
Power supply voltage (1)	V _{cc}	V	-0.3 to +7.0	1
Power supply voltage (2)	V _{CC} -V _{EE}	V	-0.3 to +15.0	1, 2
Input voltage	Vt	V	-0.3 to V_{cc} + 0.3	1
Operating temperature	T _{opr}	°C	-30 to +75	
Storage temperature	T_{stg}	°C	-55 to +110	4

Note: * If the LSI is used above these absolute maximum ratings, it may become permanently damaged. Using the LSI within the following electrical characteristic limits is strongly recommended for normal operation. If these electrical characteristic conditions are also exceeded, the LSI will malfunction and cause poor reliability.

DC Characteristics (V $_{\rm CC}$ = 2.4V to 5.5V, T_a = –30 to +75°C*³)

Item	Symbol	Min	Тур	Max	Unit	Test Condition	Notes*
Input high voltage	VIH	0.7V _{cc}	_	V _{CC}	V		6
Input low voltage	VIL	-0.3	_	0.15V _{cc}	V	$V_{cc} = 2.4 \text{ to } 3.0 \text{V}$	6
		-0.3	_	0.6	V	$V_{cc} = 3.0 \text{ to } 5.5 \text{V}$	-
Output high voltage (1) (DB0–DB7 pins)	VOH1	0.75V _{cc}	_	_	V	$I_{OH} = -0.1 \text{ mA}$	
Output low voltage (1) (DB0–DB7 pins)	VOL1	_	_	0.2V _{cc}	V	I _{OL} = 0.1 mA	
Output low voltage (2) (SDA pin)	VOL2	_	_	0.2V _{cc}	V	$V_{CC} = 2.4 \text{ to } 4.5 \text{V}$ $I_{OL} = 0.4 \text{ mA}$	7
		_	_	0.4	V	$V_{CC} = 4.5 \text{ to } 5.5 \text{V}$ $I_{OL} = 1.0 \text{ mA}$	-
Driver ON resistance (COM pins)	R _{com}	_	2	20	kΩ	$\pm Id = 0.05 \text{ mA (COM)}$ VLCD = 4V	8
Driver ON resistance (SEG pins)	R _{SEG}	_	2	30	kΩ	$\pm Id = 0.05 \text{ mA (SEG)}$ VLCD = 4V	8
I/O leakage current	I _{LI}	-1	_	1	μΑ	$V_{IN} = 0$ to V_{CC}	9
Pull-up MOS current (RESET* pin)	-lp	10	50	120	μΑ	$V_{cc} = 3V$ Vin = 0V	
Current consumption during normal operation (V _{cc} –GND)	I _{OP}	_	30	60	μΑ	R_f oscillation, external clock, $V_{CC} = 3V$, $f_{OSC} = 160$ kHz, 1/34 duty	10, 11
Current consumption during sleep mode (V _{cc} –GND)	I _{SL}	_	25	_	μΑ	R_f oscillation, external clock, $V_{CC} = 3V$, $f_{OSC} = 160$ kHz	10, 11
Current consumption during standby mode (V _{cc} –GND)	I _{ST}	_	0.1	5	μΑ	No R_f oscillation, $V_{CC} = 3V$, $Ta = 25^{\circ}C$	10, 11
LCD power supply current (V _{CC} -V _{EE})	I _{EE}	_	25	60	μΑ	$V_{\text{CC}}-V_{\text{EE}}=8V,$ $f_{\text{OSC}}=160 \text{ kHz}$ $V\text{REF}-V\text{REFM: short-circuited}$	
LCD voltage with 1/4 bias (V _{CC} -V _{EE})	VLCD1	3.0	_	13.0	V	V2–V3 short-circuited	12
LCD voltage with 1/6 bias (V _{CC} -V _{EE})	VLCD2	3.0	_	13.0	V	V2-V3 open	12

Note: * Refer to the Electrical Characteristics Notes section following these tables.

Booster Characteristics

Item	Symbol	Min	Тур	Max	Unit	Test Condition	Notes*
Output voltage (V5OUT2 pin)	VUP2	8.0	8.8	_	V	$V_{CC} = Vci = 4.5V,$ $I_0 = 0.1 \text{ mA, C} = 1 \mu\text{F,}$ $f_{OSC} = 160 \text{ kHz, T}_a = 25^{\circ}\text{C}$	15
Output voltage (V5OUT3 pin)	VUP3	7.0	7.9	_	V	$V_{CC} = Vci = 2.7V,$ $I_0 = 0.1 \text{ mA, C} = 1 \mu\text{F,}$ $f_{OSC} = 160 \text{ kHz, T}_a = 25^{\circ}\text{C}$	15
Input voltage	VCi	1.0	_	5.0	V	Vci ≤ V _{cc}	15

Note: * Refer to the Electrical Characteristics Notes section following these tables.

HITACHI

AC Characteristics ($V_{CC} = 2.4V$ to 5.5V, $T_a = -30$ to $+75^{\circ}C^{*3}$)

Clock Characteristics ($V_{CC} = 2.4V$ to 5.5V)

Item		Symbol	Min	Тур	Max	Unit	Test Condition	Notes*
External clock operation	External clock frequency	f _{cp}	20	160	350	kHz		13
	External clock duty ratio	Duty	45	50	55	%		
operation	External clock rise time	t _{rcp}	_	_	0.2	μs		
	External clock fall time	t _{fcp}		_	0.2	μs		
R _f oscillation	Clock oscillation frequency	f _{osc}	120	160	200	kHz	$R_f = 150 \text{ k}\Omega,$ $V_{CC} = 3V$	14

Note: * Refer to the Electrical Characteristics Notes section following these tables.

Read & Write Bus Interface Timing Characteristics with Read Operation ($V_{CC} = 2.4V$ to 4.5V)

Item	Symbol	Min	Тур	Max	Unit	Test Condition
Enable cycle time	t _{cycE}	1000	_	_	ns	Figures 52
Enable pulse width (high level)	PW_{EH}	450	_	_		and 53
Enable rise/fall time	t _{Er} , t _{Ef}	_	_	25		
Address set-up time (RS, R/W to E)	t _{AS}	60	_	_		
Address hold time	t _{AH}	20	_	_		
Data set-up time	t _{DSW}	195	_	_		
Data hold time	t _H	30	_	_		
Read data delay time	t _{DDR}	_	_	400	ns	Figure 53
Read data hold time	t _{DHR}	5	_	_		

Read & Write Bus Interface Timing Characteristics with Read Operation ($V_{CC} = 4.5V$ to 5.5V)

Item	Symbol	Min	Тур	Max	Unit	Test Condition
Enable cycle time	t _{CYCE}	500	_	_	ns	Figures 52 and 53
Enable pulse width (high level)	PW_{EH}	230	_	_		
Enable rise/fall time	$t_{\rm Er},t_{\rm Ef}$	_	_	20		
Address set-up time (RS, R/W to E)	t _{AS}	40	_	_		
Address hold time	t _{AH}	30	_	_		
Data set-up time	t _{DSW}	80	_	_		
Data hold time	t _H	30	_	_		
Read data delay time	t_{DDR}	_	_	200	ns	Figure 53
Read data hold time	$t_{\scriptscriptstyle DHR}$	5	_	_		

Write Bus Interface Timing Characteristics without Read Operation ($V_{CC} = 2.4V$ to 5.5V)

Item		Symbol	Min	Тур	Max	Unit	Test Condition
Enable cycle time		t _{CYCE}	500	_	_	ns	Figure 52
Enable pulse width	$V_{CC} = 2.4 \text{ to } 3.0 \text{V}$	P_{WEH}	200	_	_		
("High" level)	$V_{CC} = 3.0 \text{ to } 5.5 \text{V}$	P_{WEH}	150	_	_		
Enable rise/fall time		$t_{\rm Er},t_{\rm Ef}$	_	_	20		
Address set-up time	(RS, R/W to E)	t _{AS}	60	_	_		
Address hold time		t _{AH}	20	_	_		
Data set-up time		t _{DSW}	140	_	_		
Data hold time		t _H	30	_	_		

Clock-Synchronized Serial Interface Operation (V_{CC} = 2.4V to 5.5V)

Item	Symbol	Min	Тур	Max	Unit	Test Condition
Serial clock cycle time	t _{scyc}	1	_	20	μs	Figure 54
Serial clock high-level width	t _{sch}	400	_	_	ns	
Serial clock low-level width	t _{scl}	400	_	_		
Serial clock rise/fall time	t_{SCr}, t_{SCf}	_	_	50		
Chip select set-up time	t _{csu}	60	_	_		
Chip select hold time	t _{CH}	200	_	_		
Serial input data set-up time	t _{sisu}	200	_	_		
Serial input data hold time	t _{SIH}	200	_	_		

I^2C bus Interface Operation ($V_{CC} = 2.4V$ to 4.5V)

Item	Symbol	Min	Тур	Max	Unit	Test Condition
SCL clock cycle time	t _{SCL}	2	_	20	μs	Figure 55
SCL clock high-level width	$t_{\scriptscriptstyleSCLH}$	500		_	ns	
SCL clock low-level width	$t_{\scriptscriptstyleSCLL}$	1000	_	_		
SCL/SDA rise/fall time	$t_{\rm Sr},t_{\rm Sf}$	_	_	300		
Bus free time	t _{BUF}	140	_	_		
Start hold time	$t_{\scriptscriptstyleSTAH}$	500		_		
Retransmit start set-up time	t _{STAS}	500	_	_		
Stop set-up time	t _{stos}	500	_	_		
SDA data set-up time	t _{sdas}	140	_	_		
SDA data hold time	t _{SDAH}	0	_	_		

I2C bus Interface Operation ($V_{CC} = 4.5 V$ to 5.5V)

Item	Symbol	Min	Тур	Max	Unit	Test Condition
SCL clock cycle time	t _{SCL}	2	_	20	μs	Figure 55
SCL clock high-level width	$t_{\scriptscriptstyle SCLH}$	500	_	_	ns	
SCL clock low-level width	t _{SCLL}	1000	_	_		
SCL/SDA rise/fall time	t_{Sr}, t_{Sf}	_	_	300		
Bus free time	t _{BUF}	100	_	_		
Start hold time	t _{STAH}	500	_	_		
Retransmit start set-up time	t _{STAS}	500	_	_		
Stop set-up time	t _{STOS}	500	_	_		
SDA data set-up time	t _{SDAS}	100	_	_		
SDA data hold time	t _{SDAH}	0	_	_		

Reset Timing ($V_{CC} = 2.4 \text{ V to } 5.5 \text{ V}$)

Item	Symbol	Min	Тур	Max	Unit	Test Condition
Reset low-level width	t _{RES}	10	_	_	ms	Figure 56

Electrical Characteristics Notes

- 1. All voltage values are referred to GND = 0V. If the LSI is used above the absolute maximum ratings, it may become permanently damaged. Using the LSI within the given electrical characteristic is strongly recommended to ensure normal operation. If these electrical characteristic are exceeded, the LSI may malfunction or exhibit poor reliability.
- 2. $V_{CC} \ge V1 \ge V2 \ge V3 \ge V4 \ge V5 > V_{EE}$ must be maintained.
- 3. For die products, specified at 75°C.
- 4. For die products, specified by the common die shipment specification.
- 5. The following four circuits are I/O pin configurations except for liquid crystal display output (Figure 46).




Figure 46 I/O Pin Configurations

- 6. The TEST pin must be grounded and the ID5 to ID0, IM1, IM0, SFT, EXM, and OPOFF pins must be grounded or connected to $V_{\rm CC}$.
- 7. Applies to the ACK bit for I²C bus interface.
- 8. Applies to resistor values (RCOM) between power supply pins V_{CC}, V1OUT, V4OUT, V5OUT and common signal pins (COM1 to COM32, COMS1, and COMS2), and resistor values (RSEG) between power supply pins V_{CC}, V2OUT, V3OUT, V5OUT and segment signal pins (SEG1 to SEG60).
- 9. This excludes the current flowing through pull-up MOSs and output drive MOSs.
- 10. This excludes the current flowing through the input/output units. The input level must be fixed high or low because through current increases if the CMOS input is left floating.
- 11. The following shows the relationship between the operation frequency (f_{OSC}) and current consumption (I_{CC}) (Figure 47). The HD66717 is a normal current-consumption version, and the HD66717L is a low current-consumption version in the LCD power supply.




Figure 47 Relationship between the Operation Frequency and Current Consumption

12. Each COM and SEG output voltage is within ±0.15V of the LCD voltage (V_{CC}, V1, V2, V3, V4, V5) when there is no load.

13. Applies to the external clock input (Figure 48).




Figure 48 External Clock Supply

14. Applies to the internal oscillator operations using oscillation resistor R_f (Figure 49).




Figure 49 Internal Oscillation

15. Booster characteristics test circuits are shown in Figure 50.






Figure 50 Booster

Referential data

$$VUP2 = V_{CC} - V5OUT2$$
 $VUP3 = V_{CC} - V5OUT3$


(i) Relationship between the obtained voltage and input voltage






$$Vci = V_{CC}$$
, $fcp = 160kHz$, $Ta = 25^{\circ}C$

(ii) Relationship between the obtained voltage and temperature




 $\label{eq:continuous} \begin{aligned} \text{Vci} &= \text{V}_{CC} = \text{4.5V}, \ \text{R}_{\text{f}} = \text{180k}\Omega, \\ \text{I}_{O} &= \text{0.1mA} \end{aligned}$




 $\label{eq:Vci} \begin{aligned} \text{Vci} &= \text{V}_{CC} = 2.7 \text{V}, \; \text{R}_{\text{f}} = 150 \text{k} \Omega, \\ \text{I}_{O} &= 0.1 \text{mA} \end{aligned}$

(iii) Relationship between the obtained voltage and capacitance



 $\label{eq:Vci} \begin{aligned} Vci &= V_{CC} = 4.5 V, \ R_f = 180 k \Omega, \\ I_{O} &= 0.1 m A \end{aligned}$



 $\begin{aligned} \text{Vci} &= \text{V}_{CC} = \text{2.7V}, \ \text{R}_{\text{f}} = \text{150k}\Omega, \\ \text{I}_{O} &= \text{0.1mA} \end{aligned}$

Figure 50 Booster (cont)




Figure 50 Booster (cont)

Load Circuits

AC Characteristics Test Load Circuits




Figure 51 Load Circuit

Timing Characteristics




Figure 52 Bus Write Operation




Figure 53 Bus Read Operation




Figure 54 Clock-Synchronized Serial Interface Timing




Figure 55 I²C Bus Interface Timing




Figure 56 Reset Timing

Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

HITACHI

Hitachi. Ltd.

Semiconductor & Integrated Circuits. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL NorthAmerica : http:semiconductor.hitachi.com/ Europe : http://www.hitachi-eu.com/hel/ecg

Asia (Singapore)
Asia (Taiwan)
Asia (HongKong)

http://www.has.hitachi.com.sg/grp3/sicd/index.htm
Asia (HongKong)

http://www.hitachi.com.tw/E/Product/SICD_Frame.htm

http://www.hitachi.com.hk/eng/bo/grp3/index.htm

Japan : http://www.hitachi.co.jp/Sicd/indx.htm

For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive, San Jose,CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223 Hitachi Europe GmbH Electronic components Group Domacher Straße 3 D-85622 Feldkirchen, Munich Germany Tel: <49> (89) 9 9180-0

Fax: <49> (89) 9 29 30 00 Hitachi Europe Ltd. Electronic Components Group.

Whitebrook Park

Lower Cookham Road Maidenhead Berkshire SL6 8YA, United Kingdom

Tel: <44> (1628) 585000 Fax: <44> (1628) 778322 Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd. Taipei Branch Office 3F, Hung Kuo Building. No.167,

Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd.
Group III (Electronic Components)
7/F., North Tower, World Finance Centre,
Harbour City, Canton Road, Tsim Sha Tsui,
Kowloon, Hong Kong
Tel: <852> (2) 735 9218

Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.