

HYB25L512160AC-7.5 HYE25L512160AC-7.5

# **DRAMs for Mobile Applications**

512 Mbit Mobile-RAM (Two 256 MBit Mobile-RAMs stacked in Multi-Chip Package)

**Preliminary Datasheet** 

Revision 1.0

12.2002



#### Revision History

Revision: 09/02 (Preliminary Datasheet, initial release)

#### Revision: 1.0 (Preliminary Datasheet)

- complete new text layout, figures and tables
- command descriptions: notes added reflecting operating modes of stacked configuration
- · Speed grade -8 removed
- Supply voltage range changed ( $V_{DD} = 2.3V ... 3.6V$ ;  $V_{DDQ} = 1.65V ... 1.95V$  or 2.3V ... 3.6V)
- · New feature added: on-chip temperature sensor
- · Table 19 (Pin capacitances): revised
- Table 20 (AC Characteristics): t<sub>AC</sub> and f<sub>max</sub> specified as function of V<sub>DDQ</sub>
- · Table 21 (Operating Currents): revised

Revision 1.0 / 12.2002

This edition was realized using the software system FrameMaker®.

Published by Infineon Technologies AG, Marketing-Kommunikation, Balanstraße 73, D-81541 München

© Infineon Technologies AG, 2002.

All Rights Reserved.

Important Notice!

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

For questions on technology, delivery and prices please contact the Infineon Technologies AG Offices in Germany or the Infineon Technologies AG Companies and Representatives worldwide (see address list).

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies AG Office.

Infineon Technologies AG is an approved CECC manufacturer.

#### Packing

Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

Components used in life-support devices or systems must be expressly authorized for such purpose!

Critical components<sup>1</sup> of Infineon Technologies AG, may only be used in life-support devices or systems<sup>2</sup> with the express written approval of Infineon Technologies AG.

- 1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.
- 2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.







## Contents

2.1       Power On and Initialization       page         2.2       Register Definition       page         2.2.1       Mode Register       page         2.2.2       Extended Mode Register       page         2.3       State Diagram       page         2.4       Commands       page         2.4.1       NO OPERATION (NOP)       page         2.4.2       DESELECT       page         2.4.3       MODE REGISTER SET       page         2.4.4       ACTIVE       page         2.4.5       READ       page         2.4.6       WRITE       page         2.4.7       BURST TERMINATE       page         2.4.8       PRECHARGE       page         2.4.9       AUTO REFRESH and SELF REFRESH       page         2.4.10       POWER DOWN       page         2.5       Function Truth Tables       page         3       Absolute Maximum Ratings       page         4       DC & AC Electrical Operation Conditions       page         4.1       Electrical Characteristics and DC Operation Conditions       page         4.2       Pin Capacitances       page         4.3       AC Characteristics       page	1 1.1 1.2 1.3 1.4 1.5	Overview Features Ordering Information Pin Configuration General Description Pin Definition and Description	page 5 page 5 page 6 page 7
Absolute Maximum Ratings page 3  DC & AC Electrical Operation Conditions page 3  4.1 Electrical Characteristics and DC Operation Conditions page 3  4.2 Pin Capacitances page 3  4.3 AC Characteristics page 3  4.4 Operating Currents page 4	2.1 2.2 2.2.1 2.2.2 2.3 2.4 2.4.1 2.4.2 2.4.3 2.4.4 2.4.5 2.4.6 2.4.7 2.4.8 2.4.9 2.4.10	Power On and Initialization Register Definition Mode Register Extended Mode Register State Diagram Commands NO OPERATION (NOP) DESELECT MODE REGISTER SET ACTIVE READ WRITE BURST TERMINATE PRECHARGE AUTO REFRESH and SELF REFRESH POWER DOWN	
4.1       Electrical Characteristics and DC Operation Conditions       page 3         4.2       Pin Capacitances       page 3         4.3       AC Characteristics       page 3         4.4       Operating Currents       page 4	3	Absolute Maximum Ratings	page 38
	4.1 4.2 4.3	Electrical Characteristics and DC Operation Conditions  Pin Capacitances  AC Characteristics	page 38 page 39 page 39 page 41 page 43







## **List of Figures**

Figure 1:	Standard Ballout 512 Mbit Mobile-RAM	
Figure 2:	Block Diagram of the Stacked Configuration	page 6
Figure 3:	Functional Block Diagram	
Figure 4:	Power-Up Sequence and Mode Register Sets	page 9
Figure 5:	Mode Register Definition	page 10
Figure 6:	Extended Mode Register Definition	page 12
	State Diagram	page 14
Figure 8:	Address / Command Inputs Timing Parameters	page 15
Figure 9:	No Operation Command	page 16
Figure 10:	Mode Reg. Set Command	page 16
	Mode Register Definition	page 16
Figure 12:	ACTIVE Command	page 17
Figure 13:	Bank Activate Timings	page 17
Figure 14:	READ Command	page 18
Figure 15:	Basic READ timing parameters for DQs	page 18
Figure 16:	Single READ Burst (CAS Latency = 2)	page 19
Figure 17:	Single READ Burst (CAS Latency = 3)	page 19
Figure 18:	Consecutive READ Bursts	page 20
Figure 19:	Random READ Bursts	page 20
Figure 20:	Non-Consecutive READ Bursts	page 21
	Terminating a READ Burst	page 21
Figure 22:	Clock Suspend Mode for READ Bursts	page 22
	READ Burst - DQM Operation	
	READ to WRITE timing	page 23
	READ to PRECHARGE Timing	page 24
	WRITE Command	page 24
	Basic WRITE timing parameters for DQs	page 24
	WRITE Burst (CAS Latency = 2)	page 25
	WRITE Burst (CAS Latency = 3)	page 25
Figure 30:	Consecutive WRITE Bursts	page 26
	Random WRITE Bursts	page 26
	Non-Consecutive WRITE Bursts	page 26
	Terminating a WRITE Burst	
	Clock Suspend Mode for WRITE Bursts	page 27
	WRITE Burst - DQM Operation	page 28
	WRITE to READ timing	page 28
	WRITE to PRECHARGE timing	page 29
	BURST TERMINATE Command	page 29
	PRECHARGE Command	page 30
	AUTO REFRESH Command	page 31
U	Auto Refresh	page 31
	SELF REFRESH Entry Command	page 31
-	Self Refresh Entry and Exit	page 32
-	Power Down Entry Command	page 32
-	Power Down Entry and Exit	page 33
	FBGA-54 Package	page 43
J	<b>U</b>	



## 1 Overview

### 1.1 Features

- 2 x 4 banks x 4 Mbit x 16 organisation (Two 256MBit chips stacked in multi-chip package)
- Fully synchronous to positive clock edge
- Four internal banks for concurrent operation
- Programmable CAS latency: 2, 3
- Programmable burst length: 1, 2, 4, 8 or full page
- Programmable wrap sequence: sequential or interleaved
- Auto refresh and self refresh modes
- 8192 refresh cycles / 64ms
- · Auto precharge
- Operating temperature range Commerical (0°C to +70°C)
   Extended (-25°C to +85°C)
- 54-ball FBGA package (12.0 x 8.0 mm)

### **Power Saving Features:**

- Low supply voltages:
  - $V_{DD} = 2.3V ... 3.6V, V_{DDQ} = 1.65V ... 1.95V or 2.3V ... 3.6V$
- Optimized self refresh (ICC6) and standby currents (ICC2 / ICC3)
- Programmable Partial Array Self Refresh (PASR)
- Temperature Compensated Self-Refresh (TCSR), controllable by on-chip temperature sensor
- Power-Down and Deep Power Down modes

**Table 1: Key Timing Parameters** 

	Speed Sort	- 7.5	Units
4.	V <sub>DDQ</sub> = 2.3V 3.6V	6.0	ns
	V <sub>DDQ</sub> = 1.65V 1.95V	8.0	ns
Max. clock frequency	V <sub>DDQ</sub> = 2.3V 3.6V	133	MHz
(fCKmax)	V <sub>DDQ</sub> = 1.65V 1.95V	105	MHz

**Table 2: Memory Addressing Scheme** 

Item	Addresses
Banks	BA0, BA1
Rows	A0 - A12
Columns	A0 - A8

## 1.2 Ordering Information


**Table 3: Ordering Information** 

Туре	Function Code	Package	Description
Commercial Temperat	ure Range		
HYB25L512160AC-7.5	PC133-333-522	54-ball FBGA	133MHz 2 x 4 Banks x 4 MBit x 16 LP-SDRAM
Extended Temperature	e Range		
HYE25L512160AC-7.5	PC133-333-522	54-ball FBGA	133MHz 2 x 4 Banks x 4 MBit x 16 LP-SDRAM




## 1.3 Pin Configuration

Figure 1: Standard Ballout 512 Mbit Mobile-RAM



**54-Ball FBGA Package** (Top View)

Figure 2: Block Diagram of the Stacked Configuration





## 1.4 General Description

The HYB/E 18L256160AC consists of two 256MBit high-speed CMOS, dynamic random-access memories each of them containing 268,435,456 bits. Each chip is internally configured as a quad-bank DRAM.

The HYB/E 18L256160AC achieves high speed data transfer rates by employing a chip architecture that prefetches multiple bits and then synchronizes the output data to the system clock. Read and write accesses are burst-oriented; accesses start at a selected location and continue for a programmed number of locations (1, 2, 4, 8 or full page) in a programmed sequence.


The device operation is fully synchronous: all inputs are registered at the positive edge of CLK.

The HYB/E 18L256160AC is especially designed for mobile applications: it adds many features to save power, like low operating voltages. Additionally, current consumption in self refresh mode can further be reduced by using the programmable Partial Array Self Refresh (PASR) and Temperature Compensated Self Refresh (TCSR).

A conventional data-retaining power down (PD) mode is available as well as a non-data-retaining deep power down (DPD) mode.

The HYB/E 18L256160AC is housed in a 54-ball "chip-size" FBGA package. It is available in Commercial (0°C to 70°C) and Extended (-25°C to +85°C) temperature range.

Figure 3: Functional Block Diagram





## 1.5 Pin Definition and Description

## **Table 4: Pin Description**

Ball	Туре	Detailed Function
CLK	Input	Clock: all inputs are sampled on the positive edge of CLK.
CKE	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates internal clock signals, device input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operation (all banks idle), ACTIVE POWER-DOWN (row active in any bank) or SUSPEND (access in progress). CKE is synchronous for POWER-DOWN entry and exit and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit. Input buffers, excluding CLK and CKE are disabled during power-down. Input buffers, excluding CKE are disabled during SELF REFRESH.
CS (CS0, CS1)	Input	Chip Select: All commands are masked when $\overline{\text{CS}}$ is registered HIGH. $\overline{\text{CS}}$ provides for external bank selection on systems with multiple memory banks. $\overline{\text{CS}}$ is considered part of the command code
RAS, CAS, WE	Input	<b>Command Inputs:</b> RAS, CAS and $\overline{\text{WE}}$ (along with $\overline{\text{CS}}$ ) define the command being entered.
DQ0 - DQ15	I/O	Data Inputs/Output: Bi-directional data bus (16 bit)
DQM (LDQM, UDQM)	Input	Input/Output Mask: input mask signal for WRITE cycles and output enable for READ cycles. For WRITEs, DQM acts as a data mask when HIGH. For READs, DQM acts as an output enable and places the output buffers in High-Z state when HIGH (two clocks latency).  LDQM corresponds to DQ0 - DQ7, UDQM corresponds to DQ8 - DQ15.
BA0, BA1	Input	<b>Bank Address Inputs:</b> BA0 and BA1 define to which bank an ACTIVATE, READ, WRITE or PRECHARGE command is being applied. BA0, BA1 also determine which mode register is to be loaded during a MODE REGISTER SET command (MRS or EMRS).
A0 - A12	Input	Address Inputs: A0 - A12 define the row address during an ACTIVE command cycle. A0 - A8 define the column address during a READ or WRITE command cycle. In addition, A10 (= AP) controls auto precharge operation at the end of the burst read or write cycle. During a PRECHARGE command, A10 (= AP) in conjunction with BA0, BA1 controls which bank(s) are to be precharged: if A10 is HIGH, all four banks will be precharged regardless of the state of BA0 and BA1; if A10 is LOW, BA0, BA1 define the bank to be precharged. During MODE REGISTER SET commands, the address inputs hold the op-code to be loaded.
V <sub>DDQ</sub>	Supply	<b>I/O Power Supply:</b> Isolated power for DQ output buffers for improved noise immunity: $V_{DDQ}$ = 1.8V $\pm$ 0.15V
V <sub>SSQ</sub>	Supply	I/O Ground
V <sub>DD</sub>	Supply	<b>Power Supply:</b> Power for the core logic and input buffers. $V_{DD}$ = 1.8V $\pm$ 0.15V
VSS	Supply	Ground



## 2 Functional Description


The 512 Mbit Mobile-RAM consists of two 256MBit high-speed CMOS, dynamic random-access memories each of them containing 268,435,456 bits. Each chip is internally configured as a quad-bank DRAM.

READ and WRITE accesses to the Mobile-RAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0, BA1 select the banks, A0 - A12 select the row). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

Prior to normal operation, the Mobile-RAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command description and device operation.

## 2.1 Power On and Initialization

The Mobile-RAM must be powered up and initialized in a predefined manner (see figure 4). Operational procedures other than those specified may result in undefined operation.





No power sequencing is specified during power up or power down provided that one of the following two criteria is met:

- V<sub>DD</sub> and V<sub>DDQ</sub> are driven from a single power converter output
- V<sub>DDQ</sub> is driven after or with V<sub>DD</sub> such that V<sub>DDQ</sub> < V<sub>DD</sub> + 0.3 V

After all power supply voltages are stable, and the clock is stable, the Mobile-RAM requires a 200µs delay prior to applying a command other than DESELECT or NOP. CKE and DQM must be held high throughout the entire power-up sequence. Once the 200µs delay has been satisfied, the following command sequence shall be applied (see figure 4):

- a PRECHARGE ALL command;
- at least 8 AUTO REFRESH commands;
- two MODE REGISTER SET commands for the Mode Register and Extended Mode Register


Following these cycles, the Mobile-RAM is ready for normal operation.

## 2.2 Register Definition

### 2.2.1 Mode Register

The Mode Register is used to define the specific mode of operation of the Mobile-RAM. This definition includes the selection of a burst length, a burst type, a CAS latency, and a write burst mode. The Mode Register is programmed via the MODE REGISTER SET command (with BA0 = 0 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power.

Figure 5: Mode Register Definition



Address bits A0-A2 specify the burst length, A3 the burst type, A4-A6 the CAS latency, A9 the write burst mode, while bits A7-A8 and A10-A12 shall be written to zero.



The Mode Register must be loaded when all banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements results in unspecified operation.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

## **Burst Length**

READ and WRITE accesses to the Mobile-RAM are burst oriented, with the burst length being programmable. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 1, 2, 4, 8 locations are available for both the sequential and interleaved burst types, and a full-page burst mode is available for the sequential burst type.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst wraps within the block if a boundary is reached. The block is uniquely selected by A1-A8 when the burst length is set to two, by A2-A8 when the burst length is set to four and by A3-A8 when the burst length is set to eight. The remaining (least significant) address bit(s) is (are) used to select the starting location within the block.

Full page bursts wrap within the page if the boundary is reached. Please note that full page bursts do not self-terminate; this implies that full-page read or write bursts with auto precharge are not legal commands.

**Table 5: Burst Definition** 

Burst	Starting	Column	Address	Order of Accesse	es Within a Burst
Length	A2	A1	A0	Sequential	Interleaved
2			0	0 - 1	0 - 1
			1	1 - 0	1 - 0
		0	0	0 - 1 - 2 - 3	0 - 1 - 2 - 3
4		0	1	1 - 2 - 3 - 0	1 - 0 - 3 - 2
		1	0	2 - 3 - 0 - 1	2 - 3 - 0 - 1
		1	1	3 - 0 - 1 - 2	3 - 2 - 1 - 0
	0	0	0	0 - 1 - 2 - 3 - 4 - 5 - 6 - 7	0-1-2-3-4-5-6-7
	0	0	1	1 - 2 - 3 - 4 - 5 - 6 - 7 - 0	1-0-3-2-5-4-7-6
	0	1	0	2 - 3 - 4 - 5 - 6 - 7 - 0 - 1	2-3-0-1-6-7-4-5
8	0	1	1	3-4-5-6-7-0-1-2	3 - 2 - 1 - 0 - 7 - 6 - 5 - 4
8	1	0	0	4 - 5 - 6 - 7 - 0 - 1 - 2 - 3	4-5-6-7-0-1-2-3
	1	0	1	5 - 6 - 7 - 0 - 1 - 2 - 3 - 4	5-4-7-6-1-0-3-2
	1	1	0	6 - 7 - 0 - 1 - 2 - 3 - 4 - 5	6 - 7 - 4 - 5 - 2 - 3 - 0 - 1
	1	1	1	7 - 0 - 1 - 2 - 3 - 4 - 5 - 6	7 - 6 - 5 - 4 - 3 - 2 - 1 - 0
Full Page	n	n	n	Cn, Cn+1, Cn+2,	not supported

#### Notes:

- 1. For a burst length of two, A1-Ai select the two-data-element block; A0 selects the first access within the block.
- 2. For a burst length of four, A2-Ai select the four-data-element block; A0-A1 select the first access within the block.
- 3. For a burst length of eight, A3-Ai select the eight-data-element block; A0-A2 select the first access within the block.
- 4. For a full page burst, A0-Ai select the starting data element
- 5. Whenever a boundary of the block is reached within a given sequence, the following access wraps within the block.



## **Burst Type**

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit A3. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in table 5.

## **CAS Latency**

The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data. The latency can be programmed to 2 or 3 clocks.

If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available with clock edge n + m (for details please refer to the READ command description).


### **Write Burst Mode**

When A9 = 0, the burst length programmed via A0-A2 applies to both read and write bursts; when A9 = 1, write accesses consist of single data elements only.

## 2.2.2 Extended Mode Register

The Extended Mode Register controls additional low power features of the device. These include the Partial Array Self Refresh (PASR) and the Temperature Compensated Self Refresh (TCSR). The Extended Mode Register is programmed via the MODE REGISTER SET command (with BA0 = 0 and BA1 = 1) and will retain the stored information until it is programmed again or the device loses power. The Extended Mode Register must be loaded when all banks are idle, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements result in unspecified operation.

Figure 6: Extended Mode Register Definition



Address bits A0-A2 specify the Partial Array Self Refresh (PASR) and bits A3-A4 the Temperature Compensated Self Refresh (TCSR), while bits A5-A12 shall be written to zero.

## **Preliminary Datasheet**



## Partial Array Self Refresh (PASR)

Partial Array Self Refresh is power-saving feature specific to Mobile-RAMs. With PASR, self refresh may be restricted to variable portions of the total array. The selection comprises all four banks (default), two banks, one bank, half a bank, and a quarter of one bank. Data written to the non activated memory sections will get lost after a period defined by tree (cf. Table 13 on page 32).

### Temperature Compensated Self Refresh (TCSR) with On-Chip Temperature Sensor

DRAM devices store data as electrical charge in tiny capacitors that require a periodic refresh in order to retain the stored information. This refresh requirement heavily depends on the die temperature: high temperatures correspond to short refresh periods, and low temperatures correspond to long refresh periods.

The Mobile-RAM is equipped with an on-chip temperature sensor which continuously senses the actual die temperature and adjusts the refresh period for SELF REFRESH accordingly. This makes any programming of the TCSR bits in the Extended Mode Register obsolete. It also is the superior solution in terms of compatibility and power-saving, because


- it is fully compatible to all processors that do not support the Extended Mode Register;
- it is fully compatible to all applications that only write a default (worst case) TCSR value, e.g. because of the lack of an external temperature sensor;
- it does not require any processor interaction for regular TCSR updates.

The on-chip temperature sensor is enabled as long as the TCSR bits A3 and A4 are set to their default value (A3 = A4 = 0); otherwise the register values apply regardless of the actual die temperature.



## 2.3 State Diagram

Figure 7: State Diagram





### 2.4 Commands

**Table 6: Command Overview** 


Comr	mand	CS	RAS	CAS	WE	DQM	Address	Notes
NOP	DESELECT	Η	Х	Χ	Χ	Χ	Χ	1, 9
NOF	NO OPERATION	L	Н	Н	Η	Х	Х	1, 9
ACT	ACTIVE (Select bank and row)	L	L	Н	Η	Х	Bank / Row	1, 3
RD	READ (Select bank and column and start read burst)	L	Н	L	Н	L/H	Bank / Col	1, 4
WR	WRITE (Select bank and column and start write burst)	L	Н	L	L	L/H	Bank / Col	1, 4
BST	BURST TERMINATE	L	Н	Н	L	Χ	Χ	1, 10
PRE	PRECHARGE (Deactivate row in bank or banks)	L	L	Н	L	Χ	Code	1, 5
ARF	AUTO REFRESH or SELF REFRESH (enter self refresh mode)	L	L	L	Н	Х	Х	1, 6, 7
MRS	MODE REGISTER SET	L	L	L	L	Χ	Op-Code	1, 2
-	Data Write / Output Enable	-	-	-	-	L	-	1, 8
-	Write Mask / Output Disable (High-Z)	-	-	-	-	Н	-	1, 8

#### Notes:

- 1. CKE is HIGH for all commands shown except Self Refresh.
- 2. BA0, BA1 select either the Mode Register (BA0 = 0, BA1 = 0) or the Extended Mode Register (BA0 = 0, BA1 = 1); other combinations of BA0, BA1 are reserved; A0 A12 provide the op-code to be written to the selected mode register.
- 3. BA0, BA1 provide bank address, and A0 A12 provide row address.
- 4. BA0, BA1 provide bank address, A0 A8 provide column address; A10 HIGH enables the auto precharge feature (nonpersistent), A10 LOW disables the auto precharge feature.
- A10 LOW: BA0, BA1 determine which bank is precharged.
   A10 HIGH: all banks are precharged and BA0, BA1 are "Don't Care".
- 6. This command is AUTO REFRESH if CKE is HIGH; SELF REFRESH if CKE is LOW.
- 7. Internal refresh counter controls row and bank addressing; all inputs and I/Os are "Don't Care" except for CKE.
- 8. DQM LOW: data present on DQs is written to memory during write cycles; DQ output buffers are enabled during read cycles;
  - DQM HIGH: data present on DQs are masked and thus not written to memory during write cycles; DQ output buffers are placed in High-Z state (two clocks latency) during read cycles.
- 9. DESELECT and NOP are functionally interchangeable.
- 10. This command is defined for READ or WRITE bursts with auto precharge disabled only.

Address (A0 - A12, BA0, BA1), write data (DQ0 - DQ15) and command inputs (CKE,  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ , DQM) are all registered on the positive edge of CLK. Figure 8 shows the basic timing parameters, which apply to all commands and operations.

Figure 8: Address / Command Inputs Timing Parameters



Due to shared command, CLK and CKE pins of this stacked configuration, commands issued to one chip may also impact the state of the second chip, even if that chip is actually deselected. Details can be found in the command descriptions below.



**Table 7: Inputs Timing Parameters** 

Parame	otor	Symbol	- 7	<b>'.</b> 5	Unit	Notes
i aranic	, ici	Symbol	min.	max.	Oiiit	Notes
Clock cycle time	V <sub>DDQ</sub> = 2.3V 3.6V	<sup>t</sup> CK	7.5	-	ns	-
Clock cycle time	V <sub>DDQ</sub> = 1.65V 1.95V	tCK	9.5	-	ns	-
Clock frequency	V <sub>DDQ</sub> = 2.3V 3.6V	fCK	-	133	MHz	-
Clock frequency	V <sub>DDQ</sub> = 1.65V 1.95V	fCK	-	105	MHz	-
Clock high-level width		tCH	2.5	-	ns	-
Clock low-level width		tCL	2.5	-	ns	-
Address, data and command input setup time		t <sub>IS</sub>	1.5	-	ns	-
Address, data and command input hold time		tιΗ	8.0	-	ns	-

#### 2.4.1 NO OPERATION (NOP)

The NO OPERATION (NOP) command is used to perform a NOP to a Mobile-RAM which is selected ( $\overline{\text{CS}} = \text{LOW}$ ). This prevents unwanted commands from being registered during idle states. Operations already in progress are not affected.

### 2.4.2 DESELECT

The DESELECT function  $(\overline{CS} = HIGH)$  prevents new commands from being executed by the Mobile-RAM. The Mobile-RAM is effectively deselected. Operations already in progress are not affected.

When issuing an access command to one chip of this stacked configuration, the <u>oth</u>er chip shall be deselected by asserting its corresponding CS pin HIGH.





Figure 9: No Operation Command

#### 2.4.3 MODE REGISTER SET

The mode registers are loaded via inputs A0 - A12 (see mode register descriptions in the Register Definition section). The MODE REGISTER SET command can only be issued when all banks are idle and no bursts are in progress. A subsequent executable command cannot be issued until  $t_{\mbox{MRD}}$  is  $t_{\mbox{met.}}$  The command may be issued to both chips in parallel (CS0 =  $t_{\mbox{CS1}}$  = 0).

Figure 11: Mode Register Definition






Figure 10: Mode Reg. Set Command



Table 8: Timing Parameters for Mode Register Set Command

Parameter	Symbol	- 7.5		Unit	
i didilictei	Symbol	min.	max.	Oilit	Notes
MODE REGISTER SET command period	tMRD	2	-	tCK	

### **2.4.4 ACTIVE**

Before any READ or WRITE commands can be issued to a bank within the Mobile-RAM, a row in that bank must be "opened" (activated). This is accomplished via the ACTIVE command and addresses A0 - A12, BA0 and BA1 (see figure 12), which decode and select both the bank and the row to be activated. After opening a row (issuing an ACTIVE command), a READ or WRITE command may be issued to that row, subject to the tRCD specification. A subsequent ACTIVE command to a different row in the same bank can only be issued after the previous active row has been "closed" (precharged).

The minimum time interval between successive ACTIVE commands to the same bank is defined by t<sub>RC</sub>. A subsequent ACTIVE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between successive ACTIVE commands to different banks is defined by t<sub>RRD</sub>.





Figure 12: ACTIVE Command

Figure 13: Bank Activate Timings



**Table 9: Timing Parameters for ACTIVE Command** 

Parameter	Symbol	- 7	7.5	Unit	Notes
Faiailletei	Symbol	min.	max.	Ullit	Notes
ACTIVE to ACTIVE command period	tRC	67	-	ns	1
ACTIVE to READ or WRITE delay	tRCD	19	-	ns	1
ACTIVE bank A to ACTIVE bank B delay	tRRD	15	-	ns	1

#### Notes:

<sup>1.</sup> These parameters account for the number of clock cycles and depend on the operating frequency as follows: no. of clock cycles = specified delay / clock period; round up to next integer




#### 2.4.5 **READ**

Subsequent to programming the mode register with CAS latency and burst length, READ bursts are initiated with a READ command, as shown in figure 14. Basic timings for the DQs are shown in figure 15; they apply to all read operations and therefore are omitted from all subsequent timing diagrams.

In order to prevent bus contention on the DQs, care must be taken that a READ issued to one chip does not interfere with a READ or WRITE being in progress in the other chip of this stacked configuration.

Figure 15: Basic READ timing parameters for DQs






Figure 14: READ Command

**Table 10: Timing Parameters for READ** 

Parameter		- 7	<b>.</b> .5	Unit	Notes
		min.	max.	Oiiit	NOLES
V <sub>DDQ</sub> = 2.3V 3.6V	tAC	-	6.0	ns	2
V <sub>DDQ</sub> = 1.65V 1.95V	tAC	-	8.0	ns	2
m CLK	tLZ	1.0	-	ns	-
DQ high-impedance time from CLK		3.0	7.0	ns	-
Data out hold time		3.0	-	ns	-
READ Commands)	t <sub>DQZ</sub>	-	2	tCK	-
nd period	tRC	67	-	ns	1
ACTIVE to READ or WRITE delay		19	-	ns	1
ACTIVE to PRECHARGE command period		45	100k	ns	1
PRECHARGE command period		19	-	ns	1
	VDDQ = 2.3V 3.6V VDDQ = 1.65V 1.95V m CLK om CLK READ Commands) nd period E delay ommand period	VDDQ = 2.3V 3.6V         tAC           VDDQ = 1.65V 1.95V         tAC           m CLK         tLZ           om CLK         tHZ           tOH         tCA           READ Commands)         tDQZ           nd period         tRC           Edelay         tRCD           ommand period         tRAS	Min.   VDDQ = 2.3V 3.6V   tAC   -	VDDQ = 2.3V 3.6V         tAC         -         6.0           VDDQ = 1.65V 1.95V         tAC         -         8.0           m CLK         tLZ         1.0         -           om CLK         tHZ         3.0         7.0           tOH         3.0         -           READ Commands)         tDQZ         -         2           nd period         tRC         67         -           E delay         tRCD         19         -           ommand period         tRAS         45         100k	WDDQ = 2.3V 3.6V         tAC         -         6.0         ns           VDDQ = 1.65V 1.95V         tAC         -         8.0         ns           m CLK         tLZ         1.0         -         ns           om CLK         tHZ         3.0         7.0         ns           tOH         3.0         -         ns           READ Commands)         tDQZ         -         2         tCK           nd period         tRC         67         -         ns           delay         tRCD         19         -         ns           ommand period         tRAS         45         100k         ns

#### Notes

- 1. These parameters account for the number of clock cycles and depend on the operating frequency as follows: no. of clock cycles = specified delay / clock period; round up to next integer
- 2. t<sub>AC</sub> depends on V<sub>DDQ</sub> range; no dependency on CAS latency setting

The starting column and bank addresses are provided with the READ command and auto precharge is either enabled or disabled for that burst access. If auto precharge is enabled, the row that is accessed starts precharge at the completion of the burst, provided t<sub>RAS</sub> has been satisfied. For the generic READ commands used in the following illustrations, auto precharge is disabled.

During READ bursts, the valid data-out element from the starting column address is available following the CAS latency after the READ command. Each subsequent data-out element is valid nominally at the next positive clock edge. Upon completion of a READ burst, assuming no other READ command has been initiated, the DQs go to High-Z state.



Figures 16 and 17 show single READ bursts for each supported CAS latency setting.

Figure 16: Single READ Burst (CAS Latency = 2)






Figure 17: Single READ Burst (CAS Latency = 3)




Data from any READ burst may be concatenated with data from a subsequent READ command. In either case, a continuous flow of data can be maintained. A READ command can be initiated on any clock cycle following a previous READ command, and may be performed to the same or a different (active) bank. The first data element from the new burst follows either the last element of a completed burst (figure 18) or the last desired data element of a longer burst which is being truncated (figure 19). The new READ command should be issued x cycles after the first READ command, where x equals the number of desired data elements.


Please note that truncation of a READ burst by a subsequent READ or WRITE is only possible when both commands are issued to the same chip of this stacked configuration.








## Figure 19: Random READ Bursts





Non-consecutive READ bursts are shown in figure 20.


Figure 20: Non-Consecutive READ Bursts



#### **READ Burst Termination**

Data from any READ burst may be truncated using the BURST TERMINATE command (see page 29), provided that auto precharge was not activated. The BURST TERMINATE latency is equal to the CAS latency, i.e. the BURST TERMINATE command must be issued x clock cycles before the clock edge at which the last desired data element is valid, where x equals the CAS latency for READ bursts minus 1. This is shown in figure 21. The BURST TERMINATE command may be used to terminate a full-page READ which does not self-terminate.

Figure 21: Terminating a READ Burst






## **Clock Suspend Mode for READ Cycles**

Clock suspend mode allows to extend any read burst in progress by a variable number of clock cycles. As long as CKE is registered LOW, the following internal clock pulse(s) will be ignored and data on DQ will remain driven, as shown in figure 22.


Figure 22: Clock Suspend Mode for READ Bursts



## **READ - DQM Operation**

DQM may be used to suppress read data and place the output buffers into High-Z state. The generic timing parameters as listed in table 10 also apply to this DQM operation. The read burst in progress is not affected and will continue as programmed.

Figure 23: READ Burst - DQM Operation






#### **READ to WRITE**

A READ burst may be followed by or truncated with a WRITE command. The WRITE command can be performed to the same or a different (active) bank. Care must be taken to avoid bus contention on the DQs; therefore it is recommended that the DQs are held in High-Z state for a minimum of 1 clock cycle. This can be achieved by either delaying the WRITE command, or suppressing the data-out from the READ by pulling DQM HIGH two clock cycles prior to the WRITE command, as shown in figure 24. With the registration of the WRITE command, DQM acts as a write mask: when asserted HIGH, input data will be masked and no write will be performed.

Please note that truncation of a READ burst by a subsequent READ or WRITE is only possible when both commands are issued to the same chip of this stacked configuration.

Figure 24: READ to WRITE timing



## **READ to PRECHARGE**


A READ burst may be followed by, or truncated with a PRECHARGE command to the same bank (provided that AUTO PRECHARGE was not activated), as shown in figure 25.

The PRECHARGE command should be issued x clock cycles before the clock edge at which the last desired data element is valid, where x equals the CAS latency for READ bursts minus 1. Following the PRECHARGE command, a subsequent ACTIVE command to the same bank cannot be issued until t<sub>RP</sub> is met. Please note that part of the row precharge time is hidden during the access of the last data elements.

In the case of a READ being executed to completion, a PRECHARGE command issued at the optimum time (as described above) provides the same operation that would result from the same READ burst with auto precharge enabled. The disadvantage of the PRECHARGE command is that it requires that the command and address busses be available at the appropriate time to issue the command. The advantage of the PRECHARGE command is that it can be used to truncate bursts.








#### 2.4.6 WRITE

WRITE bursts are initiated with a WRITE command, as shown in figure 26. Basic timings for the DQs are shown in figure 27; they apply to all write operations.

Figure 27: Basic WRITE timing parameters for DQs



The starting column and bank addresses are provided with the WRITE command, and auto precharge is either enabled or disabled for that access. If auto precharge is enabled, the row being accessed is precharged at the completion of the write burst. For the generic WRITE commands used in the following illustrations, auto precharge is disabled.

During WRITE bursts, the first valid data-in element is registered coincident with the WRITE command, and subsequent data




Figure 26: WRITE Command

elements are registered on each successive positive edge of CLK. Upon completion of a burst, assuming no other commands have been initiated, the DQs remain in High-Z state, and any additional input data is ignored. Figures 28 and 29 show a single WRITE burst for each supported CAS latency setting.



Table 11: Timing Parameters for WRITE

Parameter	Symbol	- 7	<b>7.</b> 5	Unit	Notes
r ai ailietei	Syllibol	min.	max.	Oilit	NOLES
Address, data and command input setup time	tıs	1.5	-	ns	
Address, data and command input hold time	tιΗ	0.8	-	ns	
DQM write mask latency	tDQW	0	-	tCK	
ACTIVE to ACTIVE command period	tRC	67	-	ns	1
ACTIVE to READ or WRITE delay	tRCD	19	-	ns	1
ACTIVE to PRECHARGE command period	t <sub>RAS</sub>	45	100k	ns	1
WRITE recovery time	tWR	14	-	ns	1
PRECHARGE command period	tRP	19	-	ns	1

#### Notes:

Figure 28: WRITE Burst (CAS Latency = 2)





Figure 29: WRITE Burst (CAS Latency = 3)



<sup>1.</sup> These parameters account for the number of clock cycles and depend on the operating frequency as follows: no. of clock cycles = specified delay / clock period; round up to next integer



Data for any WRITE burst may be concatenated with or truncated with a subsequent WRITE command. In either case, a continuous flow of input data can be maintained. A WRITE command can be issued on any positive edge of clock following the previous WRITE command. The first data element from the new burst is applied after either the last element of a completed burst (figure 30) or the last desired data element of a longer burst which is being truncated (figure 31). The new WRITE command should be issued x cycles after the first WRITE command, where x equals the number of desired data elements.

Please note that truncation of a WRITE burst by a subsequent READ or WRITE is only possible when both commands are issued to the same chip of this stacked configuration.

Figure 30: Consecutive WRITE Bursts






Figure 31: Random WRITE Bursts



Non-consecutive WRITE bursts are shown in figure 32.

Figure 32: Non-Consecutive WRITE Bursts






#### **WRITE Burst Termination**

Data from any WRITE burst may be truncated using the BURST TERMINATE command (see page 29), provided that auto precharge was not activated. The input data provided coincident with the BURST TERMINATE command will be ignored. This is shown in figure 33. The BURST TERMINATE command may be used to terminate a full-page WRITE which does not self-terminate.


Figure 33: Terminating a WRITE Burst



## **Clock Suspend Mode for WRITE Cycles**

Clock suspend mode allows to extend any WRITE burst in progress by a variable number of clock cycles. As long as CKE is registered LOW, the following internal clock pulse(s) will be ignored and no data will be captured, as shown in figure 34.

Figure 34: Clock Suspend Mode for WRITE Bursts




### **WRITE - DQM Operation**

DQM may be used to mask write data: when asserted HIGH, input data will be masked and no write will be performed. The generic timing parameters as listed in table 11 also apply to this DQM operation. The write burst in progress is not affected and will continue as programmed.








#### WRITE to READ

A WRITE burst may be followed by, or truncated with a READ command. The READ command can be performed to the same or a different (active) bank. With the registration of the READ command, data inputs will be ignored and no WRITE will be performed, as shown in figure 36.

Please note that truncation of a WRITE burst by a subsequent READ or WRITE is only possible when both commands are issued to the same chip of this stacked configuration.

Figure 36: WRITE to READ timing



### **WRITE to PRECHARGE**


A WRITE burst may be followed by, or truncated with a PRECHARGE command to the same bank (provided that AUTO PRECHARGE was not activated), as shown in figure 37.

The PRECHARGE command should be issued  $t_{WR}$  after the clock edge at which the last desired data element of the WRITE burst was registered. Additionally, when truncating a WRITE burst, DQM must be pulled to mask input data presented during  $t_{WR}$  prior to the PRECHARGE command. Following the PRECHARGE command, a subsequent ACTIVE command to the same bank cannot be issued until  $t_{RP}$  is met.



In the case of a WRITE being executed to completion, a PRECHARGE command issued at the optimum time (as described above) provides the same operation that would result from the same WRITE burst with auto precharge enabled. The disadvantage of the PRECHARGE command is that it requires that the command and address busses be available at the appropriate time to issue the command. The advantage of the PRECHARGE command is that it can be used to truncate bursts.

Figure 37: WRITE to PRECHARGE timing



### 2.4.7 BURST TERMINATE

The BURST TERMINATE command is used to truncate READ or WRITE bursts (with auto precharge disabled). The most recently registered READ or WRITE command prior to the BURST TERMINATE command will be truncated, as shown in figures 21 and 33, respectively.




Figure 38: BURST TERMINATE Command



#### 2.4.8 PRECHARGE

The PRECHARGE command is used to deactivate (close) the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access a specified time (t<sub>RP</sub>) after the PRECHARGE command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. Otherwise BA0, BA1 are treated as "Don't Care."

Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command will be treated as a NOP if there is no open row in that bank, or if the previously open row is already in the process of precharging.

#### **AUTO PRECHARGE**

AUTO PRECHARGE is a feature which performs the same individual-bank precharge functions described above, but without requiring an explicit command. This is accomplished by using A10 to enable AUTO PRECHARGE in conjunction with a specific READ or WRITE command. A precharge of the bank/row that is addressed with the READ or WRITE command is automatically performed upon completion of the READ or WRITE burst. AUTO PRECHARGE is nonpersistent in that it is either enabled or disabled for each individual READ or WRITE command. AUTO




Figure 39: PRECHARGE Command

PRECHARGE ensures that the precharge is initiated at the earliest valid stage within a burst. The user must not issue another command to the same bank until the precharge (t<sub>RP</sub>) is completed. This is determined as if an explicit PRECHARGE command was issued at the earliest possible time, as described for each burst type.

**Table 12: Timing Parameters for PRECHARGE** 

Parameter	Symbol	- 7	<b>7.</b> 5	Unit	Notes
Faianetei	Syllibol	min.	max.	Ullit	Motes
ACTIVE to PRECHARGE command period	tRAS	45	100k	ns	1
WRITE recovery time	tWR	14	-	ns	1
PRECHARGE command period	tRP	19	-	ns	1

#### Notes:

#### 2.4.9 AUTO REFRESH and SELF REFRESH

The Mobile-RAM requires a refresh of all rows in a rolling interval. Each refresh is generated in one of two ways: by an explicit AUTO REFRESH command, or by an internally timed event in SELF REFRESH mode.

<sup>1.</sup> These parameters account for the number of clock cycles and depend on the operating frequency as follows: no. of clock cycles = specified delay / clock period; round up to next integer



#### **AUTO REFRESH**

Auto Refresh is used during normal operation of the Mobile-RAM. The command is nonpersistent, so it must be issued each time a refresh is required. A minimum row cycle time (t<sub>RC</sub>) is required between two AUTO REFRESH commands. The same rule applies to any access command after the auto refresh operation. All banks must be precharged prior to the AUTO REFRESH command.

The refresh addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during an AUTO REFRESH command. The Mobile-RAM requires AUTO REFRESH cycles at an average periodic interval of 7.8 µs (max.). Partial array mode has no influence on auto refresh mode.





Figure 40: AUTO REFRESH Command

Figure 41: Auto Refresh



#### **SELF REFRESH**

The SELF REFRESH command can be used to retain data in the Mobile-RAM, even if the rest of the system is powered down. When in the self refresh mode, the Mobile-RAM retains data without external clocking. The SELF REFRESH command is initiated like an AUTO REFRESH command except CKE is LOW. Input signals except CKE are "Don't Care" during SELF REFRESH.

The SELF REFRESH command may be issued to both chips at the same time  $(\overline{CS0} = \overline{CS1} = 0)$ .

The procedure for exiting SELF REFRESH requires a stable clock prior to CKE returning HIGH. Once CKE is HIGH, NOP commands must be issued for t<sub>RC</sub> because time is required for a completion of any internal refresh in progress.

The use of SELF REFRESH mode introduces the possibility that an internally timed event can be missed when CKE is raised for exit from SELF REFRESH mode. Upon exit from SELF REFRESH an extra AUTO REFRESH command is recommended.





Figure 42: SELF REFRESH Entry Command



Self Refresh

**Exit Command** 

Exit from

Self Refresh

Any Command

(Auto Refresh Recommended)

Figure 43: Self Refresh Entry and Exit

Table 13: Timing Parameters for AUTO REFRESH and SELF REFRESH

Self Refresh

**Entry Command** 

Parameter	Symbol	- 7	Unit	Notes	
raianietei	Symbol	min.	max.	Ullit	Notes
ACTIVE to ACTIVE command period	tRC	67	-	ns	1
PRECHARGE command period	tRP	19	-	ns	1
Refresh period (8192 rows)	tREF	-	64	ms	1
Self refresh exit time	<sup>t</sup> SREX	1	-	tCK	1

## Notes:

#### 2.4.10 POWER DOWN

Power-down is entered when CKE is registered LOW (no accesses can be in progress). If power-down occurs when all banks are idle, this mode is referred to as precharge power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down. Entering power-down deactivates the input and output buffers, excluding CKE. In power-down mode, CKE LOW must be maintained, and all other input signals are "Don't Care". However, power-down duration is limited by the refresh requirements of the device (t<sub>REF</sub>).

The power-down state is synchronously exited when CKE is registered HIGH (along with a NOP or DESELECT command). One clock delay is required for power down entry and exit.

Power-down entry and exit is common to both stacked chips as they share a common CKE signal.




Figure 44: Power Down Entry Command

<sup>1.</sup> These parameters account for the number of clock cycles and depend on the operating frequency as follows: no. of clock cycles = specified delay / clock period; round up to next integer




Figure 45: Power Down Entry and Exit

## **DEEP POWER DOWN**

when Power Down Entry Command is issued

The deep power down mode is an unique function on Low Power SDRAM devices with extremly low current consumption. Deep power down mode is entered using the BURST TERMINATE command (cf. figure 38) except that CKE is LOW. All internal voltage generators inside the device are stopped and all memory data is lost in this mode. To enter the deep power down mode all banks must be precharged.

The deep power down mode is asynchronously exited by asserting CKE HIGH. After the exit, the same command sequence as for power-up initialization has to be applied before any other command may be issued (cf. figures 4 and 7).



### 2.5 Function Truth Tables

Table 14: Current State Bank n - Command to Bank n

Current State	cs	RAS	CAS	WE	Command / Action	Notes
Λον	Н	Х	Х	Χ	DESELECT (NOP / continue previous operation)	1 - 6
Any	L H H NO OPERATION (NOP / continue previous operation)		NO OPERATION (NOP / continue previous operation)	1 - 6		
	L	L	Н	Н	ACTIVE (select and activate row)	1 - 6
ldle	L	L	L	Н	AUTO REFRESH	1 - 6, 7
lule	L	L	L	L	MODE REGISTER SET	1 - 6, 7
	L	L	Н	L	PRECHARGE	1 - 6, 11
	L	Н	L	Н	READ (select column and start READ burst)	1 - 6, 10
Row Active	L	Н	L	L	WRITE (select column and start WRITE burst)	1 - 6, 10
	L	L	Н	L	PRECHARGE (deactivate row in bank or banks)	1 - 6, 8
Read	L	Н	L	Н	READ (select column and start new READ burst)	1 - 6, 10
(Auto-	L	Н	L	L	WRITE (select column and start new WRITE burst)	1 - 6, 10
Precharge Disabled)	L	L	Н	L	PRECHARGE (truncate READ burst, start precharge)	1 - 6, 8
Disableu)	L	Н	Н	L	BURST TERMINATE	1 - 6, 9
Write	L	Н	L	Н	READ (select column and start READ burst)	1 - 6, 10
(Auto-	L	Н	L	L	WRITE (select column and start WRITE burst)	1 - 6, 10
Precharge Disabled)	L	L	Н	L	PRECHARGE (truncate WRITE burst, start precharge)	1 - 6, 8
Disableu)	L	Н	Н	L	BURST TERMINATE	1 - 6, 9

#### Notes:

- 1. This table applies when CKEn-1 was HIGH and CKEn is HIGH and after t<sub>RC</sub> has been met (if the previous state was self refresh).
- 2. This table is bank-specific, except where noted, i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below.
- 3. Current state definitions:

Idle: The bank has been precharged, and tRP has been met.

Row Active: A row in the bank has been activated, and t<sub>RCD</sub> has been met. No data bursts / accesses and

no register accesses are in progress.

Read: A READ burst has been initiated, with AUTO PRECHARGE disabled, and has not yet terminated

or been terminated.

Write: A WRITE burst has been initiated, with AUTO PRECHARGE disabled, and has not yet terminated

or been terminated

4. The following states must not be interrupted by a command issued to the same bank. DESELECT or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and according to Table 15.

Precharging: Starts with registration of a PRECHARGE command and ends when tap is met.

Once tRP is met, the bank is in the "idle" state.

Row Activating: Starts with registration of an ACTIVE command and ends when tRCD is met.

Once tRCD is met, the bank is in the "row active" state.

Read w/ Auto-

Precharge Starts with registration of a READ command with AUTO PRECHARGE enabled and ends

Enabled: when tRP has been met. Once tRP is met, the bank is in the idle state.

Write w/ Auto-

Precharge Starts with registration of a WRITE command with AUTO PRECHARGE enabled and ends

Enabled: when the has been met. Once the is met, the bank is in the idle state.



## **Preliminary Datasheet**

## HYB/E 25L512160AC -7.5 512 Mbit Mobile-RAM

5. The following states must not be interrupted by any executable command; DESELECT or NOP commands must be applied on each positive clock edge during these states

Refreshing: Starts with registration of an AUTO REFRESH command and ends when t<sub>RC</sub> is met.

Once t<sub>RC</sub> is met, the SDRAM is in the "all banks idle" state.

Accessing Mode

Register: Starts with registration of a MODE REGISTER SET command and ends when t<sub>MRD</sub> has been met.

Once t<sub>MRD</sub> is met, the SDRAM is in the "all banks idle" state.

Precharging All: Starts with registration of a PRECHARGE ALL command and ends when tRP is met.

Once tRP is met, all banks are in the idle state.

- 6. All states and sequences not shown are illegal or reserved.
- 7. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 8. May or may not be bank-specific; if multiple banks are to be precharged, each must be in a valid state for precharging.
- 9. Not bank-specific; BURST TERMINATE affects the most recent READ or WRITE burst, regardless of bank.
- READs or WRITEs listed in the Command/Action column include READs or WRITEs with AUTO PRECHARGE enabled and READs or WRITEs with AUTO PRECHARGE disabled.
- 11. Same as NOP command in that state.



## Table 15: Current State Bank n - Command to Bank m (Different bank)

Current State	cs	RAS	CAS	WE	Command / Action	Notes
Any	Н	Х	Х	Х	DESELECT (NOP / continue previous operation)	1 - 6
Any	L	Н	Н	Н	NO OPERATION (NOP / continue previous operation)	1 - 6
Idle	Х	Х	Х	Χ	Any command otherwise allowed to bank n	1 - 6
Row	L	L	Н	Н	ACTIVE (select and activate row)	1 - 6
Activating,	The state of the s		1 - 6, 7			
Active, or Precharging	L	Н	L	L	WRITE (select column and start WRITE burst)	1 - 6, 7
Precharging	L	L	Н	L	PRECHARGE (deactivate row in bank or banks)	1 - 6
Read	L	L	Н	Н	ACTIVE (select and activate row)	1 - 6
(Auto-	L	Н	L	Н	READ (select column and start READ burst)	1 - 7
Precharge	echarge L H L WRITE (select column and start WRITE burst)		1 - 6, 8			
Disableu)	sabled)  L L H L PRECHARGE (deactivate row in bank or banks)		1 - 6			
Write	L	L	Н	Η	ACTIVE (select and activate row)	1 - 6
(Auto-	L	Н	L	Н	READ (select column and start READ burst)	1 - 8
Precharge Disabled)	L	Н	L	L	WRITE (select column and start WRITE burst)	1 - 7
Disableu)	L	L	Н	L	PRECHARGE (deactivate row in bank or banks)	1 - 6
	L	L	Н	Н	ACTIVE (select and activate row)	1 - 6
Read (With Auto-	L	Н	L	Н	READ (select column and start READ burst)	1 - 7, 3a
Precharge)	L	Η	L	Ш	WRITE (select column and start WRITE burst)	1 - 7, 9, 3a
	L	L	Н	Ш	PRECHARGE (deactivate row in bank or banks)	1 - 6
	L	L	Н	Τ	ACTIVE (select and activate row)	1 - 6
Write (With Auto-	L	Н	L	Η	READ (select column and start READ burst)	1 - 7, 3a
Precharge)	L	Н	L	L	WRITE (select column and start WRITE burst)	1 - 7, 3a
	L	L	Н	Ш	PRECHARGE (deactivate row in bank or banks)	1 - 6

## Notes:

- 1. This table applies when CKEn-1 was HIGH and CKEn is HIGH and after t<sub>RFC</sub> has been met (if the previous state was self refresh).
- 2. This table describes alternate bank operation, except where noted, i.e., the current state is for bank n and the commands shown are those allowed to be issued to bank m (assuming that bank m is in such a state that the given command is allowable). Exceptions are covered in the notes below.
- 3. Current state definitions:

Idle: The bank has been precharged, and t<sub>RP</sub> has been met.

Row Active: A row in the bank has been activated, and t<sub>RCD</sub> has been met. No data bursts/accesses and no

register accesses are in progress.

READ: A READ burst has been initiated, with AUTO PRECHARGE disabled, and has not yet terminated

or been terminated.

WRITE: A WRITE burst has been initiated, with AUTO PRECHARGE disabled, and has not yet terminated

or been terminated.

**READ** with Auto

Precharge Enabled: see 3a.

WRITE with Auto

Precharge Enabled: see 3a.



- . 3a. The Read with Auto Precharge Enabled or Write with Auto Precharge Enabled states can each be broken into two parts: the access period and the precharge period. For Read with Auto Precharge, the precharge period is defined as if the same burst was executed with Auto Precharge disabled and then followed with the earliest possible PRECHARGE command that still accesses all of the data in the burst. For Write with Auto Precharge, the precharge period begins when two ends, with two measured as if Auto Precharge was disabled. The access period starts with registration of the command and ends where the precharge period (or tree) begins. During the precharge period of the Read with Auto Precharge Enabled or Write with Auto Precharge Enabled states, ACTIVE, PRECHARGE, READ and WRITE commands to the other bank may be applied; during the access period, only ACTIVE and PRECHARGE commands to the other bank may be applied. In either case, all other related limitations apply (e.g. contention between READ data and WRITE data must be avoided).
- 4. AUTO REFRESH, SELF REFRESH and MODE REGISTER SET commands may only be issued when all banks are idle.
- 5. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 6. All states and sequences not shown are illegal or reserved.
- 7. READs or WRITEs listed in the Command/Action column include READs or WRITEs with AUTO PRECHARGE enabled and READs or WRITEs with AUTO PRECHARGE disabled.
- 8. Requires appropriate DQM masking.
- 9. Concurrent AUTO PRECHARGE:

This device supports "Concurrent AUTO PRECHARGE". When a Read with Auto Precharge or a Write with Auto Precharge is enabled, any command may follow to the other banks as long as that command does not interrupt the read or write data transfer and all other limitations apply (e.g. contention between READ data and WRITE data must be avoided).

Table 16: Truth Table - CKE

CKEn-1	CKEn	Current State	Command	Action	Notes
		Power Down	X	Maintain Power Down	1 - 4
L	L	Self Refresh	X	Maintain Self Refresh	1 - 4
	Clock Suspend Power Down		X	Maintain Clock Suspend	1 - 4
		Power Down	DESELECT or NOP	Exit Power Down	1 - 4
L	L H Self Refresh		DESELECT or NOP	Exit Self Refresh	1 - 5
		Clock Suspend	X	Exit Clock Suspend	1 - 4
		All Banks Idle	DESELECT or NOP	Enter Precharge Power Down	1 - 4
Н	L	Bank(s) Active	DESELECT or NOP	Enter Active Power Down	1 - 4
		All Banks Idle	AUTO REFRESH	Enter Self Refresh	1 - 4
		Read / Write burst	(valid)	Enter Clock Suspend	1 - 4
Н	Н		see Tables 14 and 15		1 - 4

#### Notes:

- 1. CKEn is the logic state of CKE at clock edge n; CKEn-1 was the state of CKE at the previous clock edge
- 2. Current state is the state immediately prior to clock edge n
- 3. COMMAND n is the command registered at clock edge n; ACTION n is a result of COMMAND n.
- 4. All states and sequences not shown are illegal or reserved
- 5. DESELECT or NOP commands should be issued on any clock edges occuring during tRC period



## 3 Absolute Maximum Ratings

**Table 17: Absolute Maximum Ratings** 

Parameter	Symbol	Rat	Unit		
raiailletei	Symbol	min.	max.	Ullit	
Power Supply Voltage		$V_{DD}$	-1.0	4.6	V
Power Supply Voltage for Output	Buffer	$V_{DDQ}$	-1.0	4.6	V
Input Voltage	VIN	-1.0	V <sub>DD</sub> +0.5	V	
Output Voltage	Output Voltage			V <sub>DDQ</sub> +0.5	V
Operation Case Temperature	Commercial	ТС	0	+70	°C
Operation Case Temperature	Extended	ТС	-25	+85	°C
Storage Temperature	TSTG	-55	+150	°C	
Power Dissipation	PD	-	0.7	W	
Short Circuit Output Current		IOUT	-	50	mA

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## 4 DC & AC Electrical Operation Conditions

## 4.1 Electrical Characteristics and DC Operation Conditions

### **Table 18: Electrical Characteristics**

 $(0^{\circ}C \le T_{C} \le 70^{\circ}C \text{ (comm.)}; -25^{\circ}C \le T_{C} \le 85^{\circ}C \text{ (ext.)}; \text{ Note 1)}$ 

Parameter	Symbol	Limit \	/alues	es Unit	
i didilietei	Symbol	min.	max.	Oilit	Notes
Power Supply Voltage	$V_{DD}$	2.30	3.60	V	-
		1.65	1.95		
Power Supply Voltage for DQ Output Buffer	$V_{DDQ}$	or	or	V	3
		2.30	3.60		
Input high voltage	$V_{IH}$	0.8 x V <sub>DDQ</sub>	V <sub>DDQ</sub> + 0.3	V	2
Input low voltage	VIL	-0.3	0.3	V	2
Output high voltage	VOH	V <sub>DDQ</sub> - 0.2	-	V	-
Output low voltage	VOL	-	0.2	V	-
Input leakage current	I <sub>Ι</sub> Γ	-5	5	μA	-
Output leakage current	loL	-5	5	μΑ	-

#### Notes:

- 1. All voltages referenced to VSS. VSS and VSSQ must be at same potential.
- 2.  $V_{IH}$  may overshoot to  $V_{DD}$  + 2.0V for pulse width <4ns;  $V_{IL}$  may undershoot to -2.0V for pulse width <4ns Pulse width measured at 50% with amplitude measured between peak voltage and DC reference.
- 3. Device is characterized for both ranges of VDDQ; VDDQ < VDD +0.3



## 4.2 Pin Capacitances

## **Table 19: Pin Capacitances**

 $(0^{\circ}C \leq T_{C} \leq 70^{\circ}C \text{ (comm.)}; -25^{\circ}C \leq T_{C} \leq 85^{\circ}C \text{ (ext.)}; \ V_{DD} = 2.3 \text{V .. } 3.6 \text{V}; \ V_{DDQ} = 1.65 \text{V .. } 3.6 \text{V}; \ f = 1 \text{MHz})$ 

Parameter	Symbol	Min	Max	Unit
Input capacitance: CLK	C <sub>I1</sub>	5.0	7.0	pF
Input capacitance: CS0, CS1	C <sub>I2</sub>	3.0	5.0	pF
Input capacitance: all other input pins	C <sub>I3</sub>	5.0	7.0	pF
Input/Output capacitance: DQ	C <sub>IO</sub>	7.0	10.0	pF

## 4.3 AC Characteristics

## **Table 20: AC Characteristics**


 $(0^{\circ}C \le T_{C} \le 70^{\circ}C \text{ (comm.)}; -25^{\circ}C \le T_{C} \le 85^{\circ}C \text{ (ext.)}; V_{DD} = 2.3V ... 3.6V; V_{DDQ} = 1.65V ... 1.95V or 2.3V ... 3.6V; Notes 1 - 3)$ 

Davas	Parameter			- 7.5	Unit	Notes
Parar			min.	max.	Unit	Notes
Clock avalo timo	V <sub>DDQ</sub> = 2.3V 3.6V	<sup>t</sup> CK	7.5	-	ns	9
Clock cycle time	V <sub>DDQ</sub> = 1.65V 1.95V	tCK	9.5	-	ns	9
Clock froguency	V <sub>DDQ</sub> = 2.3V 3.6V	fCK	-	133	MHz	9
Clock frequency	V <sub>DDQ</sub> = 1.65V 1.95V	fCK	-	105	MHz	9
Access time from CLK	V <sub>DDQ</sub> = 2.3V 3.6V	tAC	-	6.0	ns	9
Access time from CLK	V <sub>DDQ</sub> = 1.65V 1.95V	tAC	-	8.0	ns	9
Clock high-level width		<sup>t</sup> CH	2.5	-	ns	-
Clock low-level width		tCL	2.5	-	ns	-
Transition Time		t⊤	0.5	1.2	ns	-
Address, data and comm	nand input setup time	tIS	1.5 -		ns	6
Address, data and comm	nand input hold time	tIH	0.8 -		ns	6
MODE REGISTER SET	command period	tMRD	2	-	<sup>t</sup> CK	-
DQ low-impedance time	from CLK	tLZ	1.0	-	ns	-
DQ high-impedance time	e from CLK	<sup>t</sup> HZ	3.0	7.0	ns	-
Data out hold time		tOH	3.0 -		ns	-
DQM to DQ High-Z delay	y (READ Commands)	tDQZ	-	2	tCK	-
DQM write mask latency		tDQW	0	-	tCK	-
ACTIVE to ACTIVE com	mand period	tRC	67	-	ns	7
ACTIVE to READ or WR	ITE delay	t <sub>RCD</sub>	19	-	ns	7
ACTIVE bank A to ACTI	√E bank B delay	tRRD	15	-	ns	7
ACTIVE to PRECHARG	E command period	t <sub>RAS</sub>	45	100k	ns	7
WRITE recovery time	tWR	14	-	ns	8	
PRECHARGE command	tRP	19	-	ns	7	
Refresh period (8192 rov	tREF	-	64	ms	-	
Self refresh exit time	tSREX	1	-	t <sub>CK</sub>	-	



## **Preliminary Datasheet**

- 1. All parameters assumes proper device initialization.
- 2. AC timing tests measured at 0.9V
- 3. The transition time is measured between  $V_{IH}$  and  $V_{IL}$ ; all AC characteristics assume  $t_T = 1$  ns.
- 4. Specified t<sub>AC</sub> and t<sub>OH</sub> parameters are measured with a 30 pF capacitive load only as shown below:



- 5. If  $t_T(CLK) > 1$  ns, a value of  $(t_T 1)$  ns has to be added to this parameter.
- 6. If  $t_T > 1$  ns, a value of  $(t_T 1)$  ns has to be added to this parameter.
- 7. These parameter account for the number of clock cycles and depend on the operating frequency, as follows: no. of clock cycles = specified delay / clock period; round up to next integer.
- 8. The write recovery time of  $t_{WR} = 14$  ns allows the use of one clock cycle for the write recovery time when  $f_{CK} \le 72$ MHz. With  $f_{CK} > 72$ MHz two clock cycles for  $t_{WR}$  are mandatory. Infineon Technologies recommends to use two clock cycles for the write recovery time in all applications.
- 9.  $f_{CKmax}$ ,  $t_{CKmin}$  and  $t_{AC}$  depend on  $V_{DDQ}$  range; no dependency on CAS latency setting



## 4.4 Operating Currents

## **Table 21: Maximum Operating Currents**

 $(0^{\circ}C \leq T_{C} \leq 70^{\circ}C \text{ (comm.)}; -25^{\circ}C \leq T_{C} \leq 85^{\circ}C \text{ (ext.)}; V_{DD} = 2.3V ... 3.6V; V_{DDQ} = 1.65V ... 1.95V \text{ or } 2.3V ... 3.0V; V_{DDQ} = 1.65V ... 1.95V \text{ or } 2.3V ... 3.0V; V_{DDQ} = 1.65V ... 1.95V \text{ or$ 

Parameter & Test Condition	Symbol	- 7.5	Units	Notes
Operating Current: one bank: active / read / precharge, t <sub>RC</sub> = t <sub>RCmin</sub>	I <sub>CC1</sub>	85	mA	1, 2, 3
Precharge Standby Current in Power-Down Mode: all banks idle, $\overline{CS} \ge V_{ILmax}$ , $CKE \le V_{ILmax}$ ,	ICC2P	1.2	mA	1, 4
Precharge Standby Current in Non-Power Down Mode: all banks idle, $\overline{\text{CS}} \geq \text{V}_{\text{IHmin}}$ , $\text{CKE} \geq \text{V}_{\text{IHmin}}$ , inputs changing once per clock cycle	I <sub>CC2N</sub>	40	mA	1, 4
Active Standby Current in Power Down Mode: one bank active, $\overline{CS} \ge V_{IHmin}$ , $CKE \le V_{ILmax}$ , inputs changing once per clock cycle	I <sub>CC3P</sub>	7	mA	1, 4
Active Standby Current in Non-Power Down Mode: one bank active, $\overline{CS} \ge V_{IHmin}$ , $CKE \ge V_{IHmin}$ , inputs changing once per clock cycle	ICC3N	50	mA	1, 4
Operating Current for Burst Mode: all banks active; continuous burst read, inputs changing once per 2 clock cycles,	I <sub>CC4</sub>	100	mA	1, 2, 3
Auto-Refresh Current: tRC = tRCmin, "burst refresh"	I <sub>CC5</sub>	175	mA	1, 3
Deep Power Down Mode current	ICC7	10	μΑ	

#### Notes

- 1. These values are measured with  $t_{CK} = 7.5$ ns.
- 2. All parameters measured with no output loads.
- 3. Parameter specified for one chip being in that state while the other chip being in precharge non-power down standby mode (= ICC2N / 2)
- 4. Parameter specified for both chips being in that state.



### **Table 22: Self Refresh Currents**

 $(0^{\circ}C \leq T_{C} \leq 70^{\circ}C \text{ (comm.)}; -25^{\circ}C \leq T_{C} \leq 85^{\circ}C \text{ (ext.)}; \forall D_{DD} = 2.3 \text{V .. } 3.6 \text{V}; \forall D_{DQ} = 1.65 \text{V .. } 1.95 \text{V or } 2.3 \text{V .. } 3.6 \text{V})$ 

Parameter & Test Condition	Max. Temperature	Symbol	max.	Units	Notes
	85°C		1600		
Self Refresh Current: Self refresh mode, CKE = 0.2V, clock off,	70°C	loos	1100		1, 2
full array activation (PASR = 000)	45°C	ICC6	900	μΑ	1, 2
,	15°C		750		
	85°C		1150	μA	
Self Refresh Current: Self refresh mode, CKE = 0.2V, clock off,	70°C	loos	900		1, 2
half array activation (PASR = 0.1)	45°C	ICC6	800		1, 2
	15°C		700		
	85°C		900		
Self Refresh Current:	70°C	loos	800		1.2
Self refresh mode, CKE = 0.2V, clock off, quarter array activation (PASR = 010)	45°C	ICC6	750	μA	1, 2
. , , ,	15°C		675		

### Notes

- 1. Target values, to be verified on final product.
- 2. Parameter specified for both chips being in that state.



#### **Package Outline** 5

Figure 46: FBGA-54 Package

