

Preliminary

High Voltage Current Mode PWM Controller for ISDN Equipment

Ordering Information

+/	V	Feedback	Max			
Min	Max	Accuracy	Duty Cycle	14 Pin Plastic DIP	14 Pin Narrow Body SOIC	Die
15V	250V	< ± 1%	49%	HV9605P	HV9605NG	HV9605X

137	230 V	<u>\170</u>	4370	110 90001	1179003110	11790037			
Foot	huroo				Cono	ral Dasari	ntion		
геат	tures				Gene	ral Descri	ption		
☐ BiCN	MOS/DM	OS technolo	ogy		•		a BiCMOS/DMOS single-output,		
☐ Curr	ent mode	e control				•	modulator IC designed to meet 60 for ISDN applications. In a 14		
□ 49%	duty cy	cle operatio	n		•		the necessary functions to imple-		
☐ Prog	grammab	le START/S	TOP capabili	ty	ment a sir	ngle-switch PWM	with a minimum of external parts.		
☐ 15V	to 250V	input range	e internal star	t-up regulator	-		etary BiCMOS/DMOS technology, tenth of the operating power of		
☐ 6.0μ	A standb	y supply cu	urrent for +V _{IN}	_I <20V	•		ICs. Dynamic range for regulation		
☐ 0.9mA operating supply current							oximately 8 times that of similar		
☐ 5.0V	′ V _{DD} sup	oply operation	on		bipolar parts. It operates directly from any DC input voltage between 15 and 250 VDC. The START and STOP input voltage thresholds can be programmed within the operating				
☐ 30KI	Hz to 30	0KHz intern	al oscillator						
☐ 15KI	Hz to 15	0KHz conve	erter output fro	equency			ans of a resistor divider, provided e output stage is push-pull CMOS,		
☐ 1.0N	1Hz low	offset error	amplifier		eliminating	g the need for ex	ternal clamping diodes. The clock		
□ 1.20	V 2% ba	nd gap refe	erence		frequency	is set with a sir	igle external resistor.		
☐ Outp	out driver	optimized	for under 10V	V applications					
☐ Low	driver or	utput imped	ance with V _{DI}	_D = 0V					
☐ Fast	(90nsed	e) over curre	ent shutdown						
☐ All p	ins are E	ESD protect	red						
App	licati	ons			Abso	lute Maxir	num Ratings*		
☐ ISDN	N networ	k terminatio	ons		+V _{IN} , Inpu	t Voltage	-0.5V to +250V		
☐ ISDN	SDN terminals				Supply Vo	oltage, V _{DD}	-0.5V to +10V		

+V _{IN} , Input Voltage	-0.5V to +250V
Supply Voltage, V _{DD}	-0.5V to +10V
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Power Dissipation @ 25°C, SOIC	750mW
Power Dissipation @ 25°C, Plastic DIP	1000mW

^{*}All voltages referenced to GND

Electrical Characteristics

Symbol Parameters	Min	Тур	Max	Unit	Conditions
-------------------	-----	-----	-----	------	------------

Pre-Regulator/Start-Up

+V _{IN}	Regulator input voltage	15		250	V	
+I _{IN}	Input leakage current			6.0	μΑ	+V _{IN} =20V, Start=0V, Stop=0V
+I _{IN}	Input leakage current			50	μΑ	+V _{IN} = 250V, V _{DD} = 4.7V
+I _{START}	Pre-regulator start-up current	5.0			mA	$+V_{IN} = 15V$, Start & Stop 10MΩ to $+V_{IN}$
V_{DD}	Regulator output voltage	4.4	4.5	4.6	V	
UVLO	Under voltage lockout threshold	4.1	4.2	4.4	V	V _{DD} rising
HYST	Under voltage hysteresis	0.1	0.3	0.4	V	

Supply

V _{DD}	Operating range	4.7		8.0	V	
I _{DD}	Supply current		0.9	1.3	mA	OUT open, $f_{OUT} = 20KHz$ to 150KHz, $V_{DD} = 5V$

Start/Stop Control

V _{START}	Start threshold	6.72	7.30	7.88	V	
I _{START}	Start input current			0.05	μΑ	+V _{IN} = 18V
I _{STOP}	Stop input current			0.05	μΑ	+V _{IN} = 18V
V _{CLAMP}	Zener clamp voltage on STOP Pin	20			V	

MOSFET Driver Output

V _{OUT(HIGH)}	Output high voltage	4.85	4.90		V	$I_{OUT} = 10 \text{mA}, V_{DD} = 5.00 \text{V}$
V _{OUT(LOW)}	Output low voltage		0.05	0.15	V	I _{OUT} = -10mA
t _R	Rise time		30	50	nsec	C _L = 250pf
t _F	Fall time		20	50	nsec	C _L = 250pf

Oscillator

			150		KHz	$R_T = 91K\Omega$
f _{OUT}	Output converter frequency	45	50	55	KHz	$R_T = 390 \text{K}\Omega$
		31.5	35	38.5	KHz	$R_T = 560 K\Omega$
		18	20	22	KHz	$R_T = 1.0M\Omega$
T _C	Temperature coefficient		100	300	PPM/°C	f _{OUT} = 50KHz
Δf/f	Voltage stability		1	3	%	$f_{OUT} = 50KHz, 4.5V < V_{DD} < 5.5V$

Electrical Characteristics (continued)

	,					
Symbol	Parameters	Min	Тур	Max	Unit	Conditions

PWM

D _{MAX}	Maximum duty cycle	49.0		49.9	%	f _{OUT} = 20KHz
D _{MIN}	Minimum duty cycle			0	%	
	Minimum pulse width before pulse drop out		80	125	nsec	

Reference

V_{REF}	Reference output voltage	1.176	1.200	1.224	V	T _A = 25°C
V _{REF}	Load regulation		1.0	5.0	mV	0 < I _{REF} < 0.3mA
V_{REF}	Line regulation		2.0	5.0	mV	3.0V < V _{DD} < 5.5V
V _{REF}	Reference output voltage	1.159	1.200	1.241	V	-40°C < T _A < 85°C
	Long term stability		3.0		mV	T _A = 125°C, 1000hrs
I _{REF(SHORT)}	Short circuit current		0.5	1.0	mA	V _{REF} = SGND

Current Sensing

V _{CS}	Usable control current sense range			V _{CS} (limit)	V	
V _{CS (LIMIT)}	Current limit threshold	0.6	0.7	0.8	V	
t _{DELAY}	Current limit delay to output		90	120	nsec	V _{CS} = 1.5V

Error Amplifier

V_{FB}	Feedback voltage	1.188	1.200	1.212	V	REF shorted to NI, FB shorted to Comp, T _A = 25°C
I _{FB} or I _{NI}	Input bias current		25	200	nA	$V_{FB} = 3.0V, V_{NI} = 2.5V$
V _{OS}	Input offset voltage		5.0	25	mV	
V _{CM}	Common mode input range	0		V _{DD} -1	V	
A _{VOL}	Open loop voltage gain	65	90		dB	
BW	Unity gain bandwidth	1.0	1.5		MHz	
I _{SOURCE}	Output current sourcing		-2	-1	mA	V _{FB} < V _{NI}
I _{SINK}	Output current sinking	2	4		mA	$V_{FB} > V_{NI}$
PSRR	Power supply rejection	50	72		dB	4.5V < V _{DD} < 5.5V, f=1KHz

Status Output


I _{SINK}	Output current sinking	5.0	10		mA	V _{STATUS} = 2.0V
I _{SOURCE}	Output current sourcing	5.0	10	15	μΑ	
V _{STATUS(HIGH)}	High output voltage	V _{DD} -0.2		V _{DD}	V	No load
V _{STATUS(LOW)}	Low output voltage		1.0	2.0	V	Sinking 5mA
			0.02	0.04	V	Sinking 100μA
t _R	Rise time	1.0	5.0		msec	4.7nF From Status to GND

Pin Description

- **SGND** Common connection for all low level signal and digital circuits. While SGND and PGND must be electrically connected together, having separate common pins enhances the ability of the designer to prevent coupling of noise into critical circuits.
- **PGND** This pin provides common return for the high transient current of the output driver circuits. While PGND and SGND must be electrically connected, having a separate connection prevents common noise created by the high transient currents of the output driver from being injected into critical circuits.
- $+V_{IN}$ This is the start-up linear pre-regulator input which can accept DC input voltages in the range of 15V to 250V. With START and STOP set to more than 20V, the leakage current on this pin is less than 6.0μA at $+V_{IN} = 20$ V.
- **START** The resistive divider from +V_{IN} sets the start voltage.
- **STOP** The resistive divider from $+V_{IN}$ sets the stop voltage.
- ${
 m V_{DD}}$ This is the supply pin for the PWM circuits. When the input voltage to the +V $_{
 m IN}$ pin exceeds the start voltage the input regulator seeks to regulate the voltage on the capacitor connected to this pin to a nominal 4.5V.
- \mathbf{OUT} This high current push-pull CMOS output is intended to drive the gate of a power MOSFET. In order to protect the power MOSFET in high electrical noise environment, this output appears as low impedance to PGND when V_DD is at zero volts.
- **CS** This is the current sense input to the PWM comparators. Under normal operation the over current limit is triggered when the voltage on this pin is at 0.70V and the loop control operating peak current may be set to any level below this, typically in the range of 0.2 to 0.5V.


- **COMP** The low impedance output of the error amplifier.
- **FB** The high impedance inverting input of the error amplifier.
- The high impedance non-inverting input of the error amplifier.
- REF This pin provides a 2% accuracy 1.20V low output impedance buffered reference which is current limited to 0.5mAmps and should be bypassed, REF to SGND, with a $0.1\mu F$ ceramic capacitor.
- **RT** The resistor connected from this pin to SGND sets the frequency of the internal oscillator by setting the charging current for the internal timing capacitor. The oscillator frequency is twice the PWM output frequency.
- **STATUS** This output is held low until the +V $_{\rm IN}$ voltage reaches the programmed START voltage. It remains low until the bootstrap supply to V $_{\rm DD}$ forces the voltage above the internal regulator set point. It is further held low while the control amplifier output on the COMP pin is forced to its high limit by a low output from the converter. Once all these conditions are satisfied, this output will rise to V $_{\rm DD}$ with a time constant set by the external capacitor indicating that normal operation has been reached. This output may be used to control the reset of a microprocessor.

Pin Configuration



14 Pin SOIC/DIP Package

Functional Block Diagram



Typical Application Circuit

