

HT82K96E

8-Bit USB Multimedia Keyboard Encoder OTP MCU

Features

- Operating voltage: f_{SYS}=6M/12MHz: 4.0V~5.5V
- Low voltage reset function
- 32 bidirectional I/O lines (max.)
- 8-bit programmable timer/event counter with overflow interrupt
- 16-bit programmable timer/event counter and overflow interrupts
- Crystal oscillator (6MHz or 12MHz)
- Watchdog Timer
- 6 channels 8-bit A/D converter
- PS2 and USB modes supported
- USB1.1 low speed function
- 4 endpoints supported (endpoint 0 included)

- 4096×15 program memory ROM
- 160×8 data memory RAM
- HALT function and wake-up feature reduce power consumption
- 8-level subroutine nesting
- Up to $0.33 \mu s$ instruction cycle with 12MHz system clock at $V_{DD}{=}5V$
- Bit manipulation instruction
- 15-bit table read instruction
- 63 powerful instructions
- All instructions in one or two machine cycles
- 20-pin DIP/SOP, 28-pin SOP, 40-pin DIP, 48-pin SSOP package


General Description

This device is an 8-bit high performance RISC-like microcontroller designed for USB product applications. It is particularly suitable for use in products such as

mice, keyboards and joystick. A HALT feature is included to reduce power consumption.



Block Diagram





HT82K96E

Pin Assignment

PA3 C PA2 C PA1 C PA0 C PC0 C PD4 C VDD C V330 C USBD+/CLK C USBD-/DATA C	1 20 2 19 3 18 4 17 5 16 6 15 7 14 8 13 9 12 10 11 HT82K96	PA5 PA6/TMR0 PA7/TMR1 OSC1 OSC2 RES VSS PB7/VRH PB6/VRL	PC3 VDD V330 USBD+/CLK USBD-/CLK PB0 PB1 PB2 PB3 PB4 PB5 PB6 PB7 VSS	□ 2 □ 3 □ 4 □ 5 □ 6 □ 7 □ 8 □ 9 □ 10 □ 11 □ 12 □ 13	28 PC2 27 PC0 26 PA0 25 PA1 24 PA2 23 PA3 22 PC4 21 PA4 20 PA5 19 PA6 18 PA7 17 OSC1 16 OSC2 15 RES
-20	DIP-A/S	_		-28 SC	
-20	J DIF-A/S	OF-A		-20 50	
			PC5		48 PC6
			PC4	_	47 PC7
			PA3		46 PA4
DOF OF	1 40		PA2		
			PA1		
	2 39 3 38		PA0		43 ☐ PA7/TMR1 42 ☐ NC
	3 30 4 37		PC0 PC1		
_	4 37 5 36		PC1 PC2		
	6 35		PC2 PC3		
PC0			NC		
	8 33		NC		37 D PD2
PC2			NC		36 PD1
	10 31		NC		35 D PD0
PD4	11 30	osc1	PD4	15	34 🗖 OSC1
PD5 🗖	12 29	osc2	PD5	□ 16	33 🗆 OSC2
PD6 🗖	13 28		PD6	□ 17	32 RES
PD7 🗖	14 27	vss	PD7	□ 18	31 🗖 VSS
VCC 🗆	15 26	PB7/VRH	VDD	□ 19	30 🗆 PB7/VRH
V33O 🗆	16 25	PB6/VRL	V33O	□ 20	29 🗖 PB6/VRL
USBD+/CLK	17 24	PB5/AN5	USBD+/CLK	□ 21	28 🗆 PB5/AN5
USBD-/DATA 🗖	18 23	DPB4/AN4	USBD-/DATA	□ 22	27 🗖 PB4/AN4
PB0/AN0	19 22	PB3/AN3	PB0/AN0	□ 23	26 🗆 PB3/AN3
PB1/AN1	20 21	DPB2/AN2	PB1/AN1	□ 24	25 🗆 PB2/AN2
	HT82K96	E		HT82K	96E
	-40 DIP-/			- 48 SS	
		-			



Pin Description

Pin Name	I/O	ROM Code Option	Description
PA0~PA5 PA6/TMR0 PA7/TMR1	I/O	Pull-low Pull-high Wake-up CMOS/NMOS/PMOS	Bidirectional 8-bit input/output port. Each bit can be configured as a wake-up input by ROM code option. The input or output mode is controlled by PAC (PA control register). Pull-high resistor options: PA0~PA7 Pull-low resistor options: PA0~PA5 CMOS/NMOS/PMOS options: PA0~PA7 Wake up options: PA0~PA7 PA6 and PA7 are pin-shared with TMR0 and TMR1 input, respectively. PA0~PA5 can be used as USB mouse X1, X2, Y1, Y2, Z1, Z2 input for mouse hardware wake-up function PA6, PA7 can be used as USB mouse button input for mouse hardware wake-up function
PB0/AN0 PB1/AN1 PB2/AN2 PB3/AN3 PB4/AN4 PB5/AN5 PB6/VRL PB7/VRH	I/O	Pull-high Analog input	Bidirectional 8-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options). The PB can be used as analog input of the analog to digital converter (determined by options). PB6, PB7 can be used as USB mouse button input for mouse Hardware wake-up function
PD0~PD7	I/O	Pull-high	Bidirectional I/O lines. Software instructions determine the CMOS out- put or Schmitt trigger input with pull-high resistor (determined by 1-bit pull-high option). PD4 can be used as USB mouse button input for mouse hardware wake-up function
VSS			Negative power supply, ground
PC0~PC7	I/O	Pull-high	Bidirectional I/O lines. Software instructions determine the CMOS out- put or Schmitt trigger input with pull-high resistor (determined by pull-high options). PC0 can be used as USB mouse IRPT control pin for mouse hardware wake-up function
RES	I		Schmitt trigger reset input. Active low
VDD	_		Positive power supply
V33O	0		3.3V regulator output
USBD+/CLK	I/O	_	USBD+ or PS2 CLK I/O line USB OR PS2 function is controlled by software control register
USBD-/DATA	I/O	_	USBD- or PS2 DATA I/O line USB or PS2 function is controlled by software control register
OSC1 OSC2	 0	_	OSC1, OSC2 are connected to an 6MHz or 12MHz Crystal/resonator (determined by software instructions) for the internal system clock.

Absolute Maximum Ratings

Supply VoltageV_SS-0.3V to V_SS+5.5V	Storage Temperature50°C to 125°C
Input VoltageV_{SS}=0.3V to V_{DD}+0.3V	Operating Temperature40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



D.C. Characteristics

Ta=25°C

Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit
Symbol			Conditions	wiin.	Тур.	wax.	Unit
V _{DD1}	Operating Voltage		f _{SYS} =6MHz	4.0		5.5	V
V _{DD2}	Operating Voltage	_	f _{SYS} =12MHz	4.0		5.5	V
I _{DD1}	Operating Current (6MHz Crystal)	5V	No load, f _{SYS} =6MHz		6.5	12	mA
I _{DD2}	Operating Current (12MHz Crystal)	5V	No load, f _{SYS} =12MHz	_	7.5	16	mA
I _{STB1}	Standby Current (WDT Enabled)	5V	No load, system HALT, USB suspend	_	_	250	μA
I _{STB2}	Standby Current (WDT Disabled)	5V	No load, system HALT, USB suspend			230	μA
V _{IL1}	Input Low Voltage for I/O Ports	_		0		0.3V _{DD}	V
V _{IH1}	Input High Voltage for I/O Ports		$0.7V_{DD}$		V _{DD}	V	
V _{IL2}	Input Low Voltage (RES)	5V		0		$0.4V_{DD}$	V
V _{IH2}	Input High Voltage (RES)	5V		$0.9V_{DD}$		V _{DD}	V
I _{OL1}	I/O Port Sink Current for PB, PC1~PC7, PD	5V	V _{OL} =3.4V	12	17		mA
I _{OL2}	I/O Port Sink Current for PB, PC1~PC7, PD	5V	V _{OL} =0.4V	2	4		mA
I _{OL3}	I/O Port Sink Current for PA	5V	V _{OL} =0.4V	5	10		mA
I _{OL4}	I/O Port Sink Current for PC0	5V	V _{OL} =0.4V	10	25		mA
I _{OH1}	I/O Port Source Current for PC0	5V	V _{OH} =3.4V	-8	-16	_	mA
I _{OH2}	I/O Port Source Current for PA, PB, PC1~PC7, PD	5V	V _{OH} =3.4V	-2	-5	_	mA
R _{PH}	Pull-high Resistance for PA, PB, PC, PD	5V		25	50	80	kΩ
R _{PL}	Pull-low Resistance for PA1~PA5	5V		15	30	45	kΩ
V _{LVR}	Low Voltage Reset			3	3.4	4.0	V
V _{V33O}	3.3V Regulator Output	5V	I _{V33O} =-5mA	3.0	3.3	3.6	V
E _{A/D}	A/D Conversion Error	5V	Total error		1	2	LSB

A.C. Characteristics

Ta=25°C

Symbol	Devenetor		Test Conditions	Min.	Turn	Max	Unit
Symbol	Parameter	V_{DD}	Conditions	wiin.	Тур.	Max.	Unit
f _{SYS}	System Clock (Crystal OSC)	5V		6	_	12	MHz
f _{TIMER}	Timer I/P Frequency (TMR0/TMR1)	5V		0	_	12	MHz
t _{WDTOSC}	Watchdog Oscillator			15	31	70	μs
t _{WDT1}	Watchdog Time-out Period (WDT OSC)		Without WDT prescaler	4	8	16	ms
t _{WDT2}	Watchdog Time-out Period (System Clock)		Without WDT prescaler		1024	_	t _{SYS}
t _{RES}	External Reset Low Pulse Width			1	_		μs
t _{SST1}	System Start-up Timer Period		Wake-up from HALT		1024		t _{SYS}
t _{SST2}	System Start-up Timer Period		Power-up, Watchdog Time-out from normal		1024		t _{WDTOSC}
t _{INT}	Interrupt Pulse Width			1			μs
t _{ADC}	A/D Conversion Time				64		t _{A/D}

Note: $t_{A/D} = \frac{1}{f_{A/D}}$, $f_{A/D} = A/D$ clock source frequencies (6MHz, 3MHz, 1.5MHz, 0.75MHz)



Functional Description

Execution flow

The system clock for the microcontroller is derived from either a crystal or an RC oscillator. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute in a cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

Program counter - PC

The program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a full range of program memory.

After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call or return from subroutine, initial reset, internal interrupt, external interrupt or return from interrupts, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed to the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within the current program ROM page.

When a control transfer takes place, an additional dummy cycle is required.

System Clock OSC2 (RC only) PC PC PC+1 PC+2 Fetch INST (PC) Execute INST (PC-1) Fetch INST (PC+1) Execute INST (PC) Fetch INST (PC+2) Execute INST (PC+1)

Mode		Program Counter										
Mode	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial reset	0	0	0	0	0	0	0	0	0	0	0	0
USB interrupt	0	0	0	0	0	0	0	0	0	1	0	0
Timer/Event Counter 0 overflow	0	0	0	0	0	0	0	0	1	0	0	0
Timer/Event Counter 1 overflow	0	0	0	0	0	0	0	0	1	1	0	0
Skip	PC+2											
Loading PCL	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, call branch	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from subroutine	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Execution flow

Program counter

Note: *11~*0: Program counter bits

#11~#0: Instruction code bits

S11~S0: Stack register bits

@7~@0: PCL bits



Program memory - ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 4096×15 bits, addressed by the program counter and table pointer.

Certain locations in the program memory are reserved for special usage:

Location 000H


This area is reserved for program initialization. After chip reset, the program always begins execution at location 000H.

Location 004H

This area is reserved for the USB interrupt service program. If the USB interrupt is activated, the interrupt is enabled and the stack is not full, the program begins execution at location 004H.

Location 008H

This area is reserved for the Timer/Event Counter 0 interrupt service program. If a timer interrupt results from a Timer/Event Counter 0 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H.



Program memory

Location 00CH

This location is reserved for the Timer/Event Counter 1 interrupt service program. If a timer interrupt results from a Timer/Event Counter 1 overflow, and the interrupt is enabled and the stack is not full, the program begins execution at location 00CH.

Table location

Any location in the program memory can be used as look-up tables. The instructions "TABRDC [m]" (the current page, one page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH, and the remaining 1-bit words are read as "0". The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in the TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

Stack register – STACK

This is a special part of the memory which is used to save the contents of the program counter (PC) only. The stack is organized into 8 levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable.

Instruction	Table Location											
Instruction	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table location

Note: *11~*0: Table location bits

@7~@0: Table pointer bits

P11~P8: Current program counter bits




At a subroutine call or interrupt acknowledge signal, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent 8 return addresses are stored).

Data memory - RAM for Bank 0

The data memory is designed with 190×8 bits. The data memory is divided into two functional groups: special function registers and general purpose data memory (160×8). Most are read/write, but some are read only.

The special function registers include the indirect addressing registers (R0;00H, R1;02H), Bank register (BP, 04H), Timer/Event Counter 0 (;0DH), Timer/Event Counter 0 control register (TMR0C;0EH), Timer/Event Counter 1 higher order byte register (TMR1H;0FH), Timer/Event Counter 1 lower order byte register (TMR1L;10H), Timer/Event Counter 1 control register (TMR1C;11H), program counter lower-order byte register (PCL;06H), memory pointer registers (MP0;01H, MP1;03H), accumulator (ACC;05H), table pointer (TBLP;07H), table higher-order byte register (TBLH;08H), status register (STATUS;0AH), interrupt control register (INTC;0BH), Watchdog Timer option setting register (WDTS;09H), I/O registers (PA;12H, PB;14H, PC;16H, PD;18H), I/O control registers (PAC;13H, PBC;15H, PCC;17H, PDC;19H). USB/PS2 status and control register (USC;1AH), USB endpoint interrupt status register (USR;1BH), system clock control register (SCC;1CH). A/D converter status and control register (ADSC;1DH) and A/D converter result register (ADR;1EH). The remaining space before the 20H is reserved for future expanded usage and reading these locations will get "00H". The general purpose data memory, addressed from 20H to BFH, is used for data and control information under instruction commands



Bank 0 RAM mapping


All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer registers (MP0 or MP1).

8



Data memory - RAM for Bank 1

The special function registers used in USB interface are located in RAM bank 1. In order to access Bank1 register, only the Indirect addressing pointer MP1 can be used and the Bank register BP should set to 1. The mapping of RAM bank 1 is as shown.



Indirect addressing register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] ([02H]) will access data memory pointed to by MP0 (MP1). Reading location 00H (02H) itself indirectly will return the result 00H. Writing indirectly results in no operation.

The indirect addressing pointer (MP0) always point to Bank0 RAM addresses no matter the value of Bank Register (BP).

The indirect addressing pointer (MP1) can access

Bank0 or Bank1 RAM data according the value of BP is set to 0 or 1 respectively.

The memory pointer registers (MP0 and MP1) are 8-bit registers.

Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location 05H of the data memory and can carry out immediate data operations. The data movement between two data memory locations must pass through the accumulator.

Arithmetic and logic unit – ALU

This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but also changes the status register.

Status register - STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PD), and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PD flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PD flag. In addition operations related to the status register may give different results from those intended.

Labels	Bits	Function
с	0	C is set if the operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
AC	1	AC is set if the operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
Z	2	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
ov	3	OV is set if the operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
PD	4	PD is cleared by system power-up or executing the "CLR WDT" instruction. PD is set by exe- cuting the "HALT" instruction.
то	5	TO is cleared by system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
	6	Unused bit, read as "0"
	7	Unused bit, read as "0"

Status register



The TO flag can be affected only by system power-up, a WDT time-out or executing the "CLR WDT" or "HALT" instruction. The PD flag can be affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

Interrupt

The device provides an external interrupt and internal timer/event counter interrupts. The Interrupt Control Register (INTC;0BH) contains the interrupt control bits to set the enable/disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register or status register (STATUS) are altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance. USB interrupts are triggered by the following USB events and the related interrupt request flag (USBF; bit 4 of INTC) will be set.

- The access of the corresponding USB FIFO from PC
- The USB suspend signal from PC
- The USB resume signal from PC
- USB Reset signal

When the interrupt is enabled, the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (USBF) and EMI bits will be cleared to disable other interrupts.

When PC Host access the FIFO of the HT82K96E, the corresponding request bit of USR is set, and a USB interrupt is triggered. So user can easy to decide which FIFO is accessed. When the interrupt has been served, the corresponding bit should be cleared by firmware. When HT82K96E receive a USB Suspend signal from Host PC, the suspend line (bit0 of USC) of the HT82K96E is set and a USB interrupt is also triggered.

Also when HT82K96E receive a Resume signal from Host PC, the resume line (bit3 of USC) of HT82K96E is set and a USB interrupt is triggered.

Whatever there are USB reset signal is detected, the USB interrupt is triggered.

The internal Timer/Event Counter 0 interrupt is initialized by setting the Timer/Event Counter 0 interrupt request flag (; bit 5 of INTC), caused by a timer 0 overflow. When the interrupt is enabled, the stack is not full and the TOF bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (TOF) will be reset and the EMI bit cleared to disable further interrupts.

The internal timer/even counter 1 interrupt is initialized by setting the Timer/Event Counter 1 interrupt request flag (;bit 6 of INTC), caused by a timer 1 overflow. When the interrupt is enabled, the stack is not full and the T1F is set, a subroutine call to location 0CH will occur. The related interrupt request flag (T1F) will be reset and the EMI bit cleared to disable further interrupts.

Register	Bit No.	Label	Function
	0	EMI	Controls the master (global) interrupt (1= enabled; 0= disabled)
	1	EUI	Controls the USB interrupt (1= enabled; 0= disabled)
	2	ET0I	Controls the Timer/Event Counter 0 interrupt (1= enabled; 0= disabled)
INTC	3	ET1I	Controls the Timer/Event Counter 1 interrupt (1= enabled; 0= disabled)
(0BH)	4	USBF	USB interrupt request flag (1= active; 0= inactive)
	5	T0F	Internal Timer/Event Counter 0 request flag (1= active; 0= inactive)
	6	T1F	Internal Timer/Event Counter 1 request flag (1= active; 0= inactive)
	7	_	Unused bit, read as "0"

INTC register



During the execution of an interrupt subroutine, other interrupt acknowledge signals are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.


No.	Interrupt Source	Priority	Vector
а	USB interrupt	1	04H
b	Timer/Event Counter 0 overflow	2	08H
с	Timer/Event Counter 1 overflow	3	0CH

The Timer/Event Counter 0/1 interrupt request flag (T0F/T1F), USB interrupt request flag (USBF), enable Timer/Event Counter 0/1 interrupt bit (ET0I/ET1I), enable USB interrupt bit (EUI) and enable master interrupt bit (EMI) constitute an interrupt control register (INTC) which is located at 0BH in the data memory. EMI, EUI, ET0I and ET1I are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (T0F, T1F, USBF) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction.

It is recommended that a program does not use the "CALL subroutine" within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the "CALL" operates in the interrupt subroutine.

Oscillator configuration

There is an oscillator circuits in the microcontroller.




This oscillator is designed for system clocks. The HALT mode stops the system oscillator and ignores an external signal to conserve power.

A crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator. No other external components are required. In stead of a crystal, a resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode, the system clock is stopped, but the WDT oscillator still works within a period of approximately 72µs. The WDT oscillator can be disabled by ROM code option to conserve power.

Watchdog Timer – WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator), or instruction clock (system clock divided by 4), determines the ROM code option. This timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by ROM code option. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation.



Watchdog Timer

Once the internal WDT oscillator (RC oscillator with a period of 72us@5V normally) is selected, it is first divided by 256 (8-stage) to get the nominal time-out period of 18.6ms@5V. This time-out period may vary with temperatures, VDD and process variations. By invoking the WDT prescaler, longer time-out periods can be realized. Writing data to WS2. WS1. WS0 (bit 2.1.0 of the WDTS) can give different time-out periods. If WS2, WS1, and WS0 are all equal to 1, the division ratio is up to 1:128, and the maximum time-out period is 2.4s@5V seconds. If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operates in the same manner except that in the HALT state the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by external logic. The high nibble and bit 3 of the WDTS are reserved for user's defined flags, which can only be set to "10000" (WDTS.7~WDTS.3).

If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) or 32kHz crystal oscillator (RTC OSC) is strongly recommended, since the HALT will stop the system clock.

WS2	WS1	WS0	Division Ratio
0	0	0	1:1
0	0	1	1:2
0	1	0	1:4
0	1	1	1:8
1	0	0	1:16
1	0	1	1:32
1	1	0	1:64
1	1	1	1:128

WDTS register

The WDT overflow under normal operation will initialize "chip reset" and set the status bit "TO". But in the HALT mode, the overflow will initialize a "warm reset" and only the PC and SP are reset to zero. To clear the contents of WDT (including the WDT prescaler), three methods are adopted; external reset (a low level to RES), software instruction and a "HALT" instruction. The software instruction include "CLR WDT" and the other set - "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending on the ROM code option - "CLR WDT times selection option". If the "CLR WDT" is selected (i.e. CLRWDT times equal one), any execution of the "CLR WDT" instruction will clear the WDT. In the case that "CLR WDT" and "CLR WDT" are chosen (i.e. CLRWDT times equal two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of time-out.

The time-out periods defined in WDTS can used as "wake-up period" in the Mouse Hardware wake-up function. Please reference to Mouse Hardware Wake-up function description.

Power down operation - HALT

The HALT mode is initialized by the "HALT" instruction and results in the following...

- The system oscillator will be turned off but the WDT oscillator remains running (if the WDT oscillator is selected).
- The contents of the on chip RAM and registers remain unchanged.
- WDT and WDT prescaler will be cleared and recounted again (if the WDT clock is from the WDT oscillator).
- All of the I/O ports maintain their original status.
- The PD flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". After the TO and PD flags are examined, the reason for chip reset can be determined. The PD flag is cleared by system power-up or executing the "CLR WDT" instruction and is set when executing the "HALT" instruction. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the PC and SP; the others remain in their original status.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by mask option. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If it awakens from an interrupt, two sequence may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, the regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled. Once a wake-up event occurs, it takes 1024 t_{SYS} (system clock period) to resume normal operation. In other words, a dummy period will be inserted after a wake-up. If the wake-up results from an interrupt acknowledge signal, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status. The RTC oscillator still runs in the HALT mode (if the RTC oscillator is enabled).

Reset

There are three ways in which a reset can occur:

- RES reset during normal operation
- RES reset during HALT
- · WDT time-out reset during normal operation



HT82K96E


The WDT time-out during HALT is different from other chip reset conditions, since it can perform a "warm reset" that resets only the PC and SP, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PD and TO flags, the program can distinguish between different "chip resets".


то	PD	RESET Conditions				
0	0	RES reset during power-up				
u	u	RES reset during normal operation				
0	1	RES wake-up HALT				
1	u	WDT time-out during normal operation				
1	1	WDT wake-up HALT				


Note: "u" stands for "unchanged"

To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system reset (power-up, WDT time-out or $\overline{\text{RES}}$ reset) or the system awakes from the HALT state.

When a system reset occurs, the SST delay is added during the reset period. Any wake-up from HALT will enable the SST delay.







Reset configuration

The functional unit chip reset status are shown below.

le contracte de la contracte de	1
PC	000H
Interrupt	Disable
Prescaler	Clear
WDT	Clear. After master reset, WDT begins counting
Timer/event Counter	Off
Input/output Ports	Input mode
SP	Points to the top of the stack



Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*	USB-reset (Normal)	USB-reset (HALT)
TMR0	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TMR0C	00-0 1000	00-0 1000	00-0 1000	00-0 1000	uu-u uuuu	00-0 1000	00-0 1000
TMR1H	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TMR1L	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TMR1C	00-0 1	00-0 1	00-0 1	00-0 1	uu-u u	00-0 1	00-0 1
Program Counter	000H	000H	000H	000H	000H	000H	000H
MP0	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
MP1	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
ACC	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBLP	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBLH	-xxx xxxx	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu	uu uuuu	01 uuuu
INTC	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu	-000 0000	-000 0000
WDTS	1000 0111	1000 0111	1000 0111	1000 0111	นนนน นนนน	1000 0111	1000 0111
PA	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	1111 1111	1111 1111
PAC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	1111 1111	1111 1111
PB	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	1111 1111	1111 1111
PBC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	1111 1111	1111 1111
PC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	1111 1111	1111 1111
PCC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	1111 1111	1111 1111
PD	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	1111 1111	1111 1111
PDC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	1111 1111	1111 1111
AWR	0000 0000	นนนน นนนน	0000 0000	0000 0000	นนนน นนนน	0000 0000	0000 0000
PIPE	0000 0000	นนนน นนนน	0000 0000	0000 0000	นนนน นนนน	0000 0000	0000 0000
STALL	0000 0000	นนนน นนนน	0000 0000	0000 0000	นนนน นนนน	0000 0000	0000 0000
MISC	0000 0000	นนนน นนนน	0000 0000	0000 0000	นนนน นนนน	0000 0000	0000 0000
FIFO0	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
FIFO1	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
FIFO2	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
FIFO3	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
USC	11xx 0000	uuxx uuuu	11xx 0000	11xx 0000	uuxx uuuu	uu00 0u00	uu00 0u00
USR	0100 0000	นนนน นนนน	0100 0000	0100 0000	นนนน นนนน	01uu 0000	01uu 0000
SCC	0000 0000	uuuu uuuu	0000 0000	0000 0000	uuuu uuuu	0000 u000	0000 u000
ADSC	1000 0000	นนนน นนนน	1000 0000	1000 0000	นนนน นนนน	1000 0000	1000 0000
ADR	XXXX XXXX	นนนน นนนน	xxxx xxxx	xxxx xxxx	นนนน นนนน	XXXX XXXX	XXXX XXXX

Note: "*" stands for "warm reset"

"u" stands for "unchanged"

"x" stands for "unknown"

Timer/Event Counter

Two timer/event counters (TMR0, TMR1) are implemented in the microcontroller. The Timer/Event Counter 0 contains an 8-bit programmable count-up counter and the clock may comes from an external source or from $f_{SYS}/4$.

The Timer/Event Counter 1 contains an 16-bit programmable count-up counter and the clock may come from an external source or from the system clock divided by 4. Using the internal clock source, there is only 1 reference time-base for Timer/Event Counter 0. The internal clock source is coming from $f_{SYS}/4$.

The external clock input allows the user to count external events, measure time intervals or pulse widths.


Using the internal clock source, there is only 1 reference time-base for Timer/Event Counter 1. The internal clock source is coming from $f_{SYS}/4$. The external clock input allows the user to count external events, measure time intervals or pulse widths.

Label (TMR0C)	Bits	Function	
_	0~2	Unused bit, read as "0"	
TE	3 To define the TMR0 active edge of Timer/Event Counter 0 (0=active on low to high; 1=active on high to low)		
TON	4	To enable/disable timer 0 counting (0=disabled; 1=enabled)	
	5	Unused bit, read as "0"	
TM0 TM1	6 7	To define the operating mode 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused	


TMR0C register

Label (TMR1C)	Bits	Function
_	0~2	Unused bit, read as "0"
ТЕ	3	To define the TMR1 active edge of Timer/Event Counter 1 (0=active on low to high; 1=active on high to low)
TON	4	To enable/disable timer 1 counting (0=disabled; 1=enabled)
	5	Unused bit, read as "0"
TM0 TM1	6 7	To define the operating mode 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused

TMR1C register



Timer/Event Counter 0



Timer/Event Counter 1

There are 2 registers related to the Timer/Event Counter 0; TMR0 ([0DH]), TMR0C ([0EH]). Two physical registers are mapped to TMR0 location; writing TMR0 makes the starting value be placed in the Timer/Event Counter 0 preload register and reading TMR0 gets the contents of the Timer/Event Counter 0. The TMR0C is a timer/event counter control register, which defines some options.

There are 3 registers related to Timer/Event Counter 1; TMR1H (0FH), TMR1L (10H), TMR1C (11H). Writing TMR1L will only put the written data to an internal lower-order byte buffer (8 bits) and writing TMR1H will transfer the specified data and the contents of the lower-order byte buffer to TMR1H and TMR1L preload registers, respectively. The Timer/Event Counter 1 preload register is changed by each writing TMR1H operations. Reading TMR1H will latch the contents of TMR1H and TMR1L counters to the destination and the lower-order byte buffer, respectively. Reading the TMR1L will read the contents of the lower-order byte buffer. The TMR1C is the Timer/Event Counter 1 control register, which defines the operating mode, counting enable or disable and active edge.

The TM0, TM1 bits define the operating mode. The event count mode is used to count external events, which means the clock source comes from an external (TMR0/TMR1) pin. The timer mode functions as a normal timer with the clock source coming from the $f_{SYS}/4$ (Timer0/Timer1). The pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR0/TMR1). The counting is based on the $f_{SYS}/4$ (Timer0/Timer1).

In the event count or timer mode, once the Timer/Event Counter 0/1 starts counting, it will count from the current contents in the Timer/Event Counter 0/1 to FFH or FFFFH. Once overflow occurs, the counter is reloaded from the Timer/Event Counter 0/1 preload register and generates the interrupt request flag (T0F/T1F; bit 5/6 of INTC) at the same time. In the pulse width measurement mode with the TON and TE bits equal to one, once the TMR0/TMR1 has received a transient from low to high (or high to low if the TE bits is "0") it will start counting until the TMR0/TMR1 returns to the original level and resets the TON. The measured result will remain in the Timer/Event Counter 0/1 even if the activated transient occurs again. In other words, only one cycle measurement can be done. Until setting the TON, the cycle measurement will function again as long as it receives further transient pulse. Note that, in this operating mode, the Timer/Event Counter 0/1 starts counting not according to the logic level but according to the transient edges. In the case of counter overflows, the counter 0/1 is reloaded from the Timer/Event Counter 0/1 preload register and issues the interrupt request just like the other two modes. To enable the counting operation, the timer ON bit (TON; bit 4 of TMR0C/TMR1C) should be set to 1. In the pulse width measurement mode, the TON will be cleared automatically after the measurement cycle is completed. But in the other two modes the TON can only be reset by instructions. The overflow of the Timer/Event Counter 0/1 is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ET0I/ET1I can disable the corresponding interrupt services.

In the case of Timer/Event Counter 0/1 OFF condition, writing data to the Timer/Event Counter 0/1 preload register will also reload that data to the Timer/Event Counter 0/1. But if the Timer/Event Counter 0/1 is turned on, data written to it will only be kept in the Timer/Event Counter 0/1 will still operate until overflow occurs (a Timer/Event Counter 0/1 will still operate until overflow occurs (a Timer/Event Counter 0/1 reloading will occur at the same time). When the Timer/Event Counter 0/1 (reading TMR0/TMR1) is read, the clock will be blocked to avoid errors. As clock blocking may results in a counting error, this must be taken into consideration by the programmer.

Input/output ports

There are 32 bidirectional input/output lines in the microcontroller, labeled from PA to PD, which are mapped to the data memory of [12H], [14H], [16H] and [18H] respectively. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H, 16H or 18H). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PCC, PDC) to control the input/output configuration. With this control register, CMOS/NMOS/PMOS output or Schmitt trigger input with or without pull-high/low resistor structures can be reconfigured dynamically (i.e. on-the-fly) under software control. To function as an input, the corresponding latch of the control register must write "1". The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction. For output function, CMOS/NMOS/PMOS configurations can be selected (NMOS and PMOS are available for PA only). These control registers are mapped to locations 13H, 15H, 17H and 19H.


After a chip reset, these input/output lines remain at high levels or floating state (depending on the pull-high/low options). Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H, 16H or 18H) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device.

There are pull-high/low (PA only) options available for I/O lines. Once the pull-high/low option of an I/O line is selected, the I/O line have pull-high/low resistor. Otherwise, the pull-high/low resistor is absent. It should be noted that a non-pull-high/low I/O line operating in input mode will cause a floating state.

It is recommended that unused or not bonded out I/O lines should be set as output pins by software instruction to avoid consuming power under input floating state.



Input/output ports




Low voltage reset - LVR


The microcontroller provides low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device is within the range $0.9V \sim V_{LVR}$ such as changing a battery, the LVR will automatically reset the device internally.

The LVR includes the following specifications:

- The low voltage $(0.9V \sim V_{LVR})$ has to remain in their original state to exceed 1ms. If the low voltage state does not exceed 1ms, the LVR will ignore it and do not perform a reset function.
- The LVR uses the "OR" function with the external RES signal to perform chip reset.



Note: V_{OPR} is the voltage range for proper chip operation at 4MHz system clock.




- Note: *1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before entering the normal operation.
 - *2: Since low voltage has to be maintained in its original state and exceed 1ms, therefore 1ms delay enters the reset mode.

Mouse hardware wake-up function

When the HT82K96E is used for USB mouse application, in order to decrease the power consumption of the HT82K96E in suspend mode. The HT82K96E has built-in Mouse Hardware wake-up function. Once the HT82K96E jump to suspend mode, and the HWKUPSB (bit7 of SCC) is set to 1. The HT82K96E will automatically switch the IRPT control pin (PC0) and detect movement of the X1, X2, Y1, Y2, Z1, Z2, corresponding to (PA0~PA5) and the state of the five button corresponding to PA6, PA7, PB6, PB7, and PD4. Once there are mouse movement or state change. The HT82K96E will wake-up the MCU by I/O method, otherwise the MCU is in suspend mode.

How long the HT82K96E to turn on the IRPT, and the low pulse period of the PC0 is defined by bit0~3 of the WDTS (wake-up period) and the bit0~bit2 of the SCC (LED_on period) respectively. The following diagram show the IRPT control pin timing.





Suspend Wake-Up Remote Wake-Up


If there is no signal on USB bus is over 3ms, the HT82K96E will go into suspend mode . The Suspend line (bit 0 of USC) will be set to 1 and a USB interrupt is triggered to indicate the HT82K96E should jump to suspend state to meet the 500μ A USB suspend current spec.

In order to meet the 500μ A suspend current, the firmware should disable the USB clock by clear the USBCKEN (bit3 of the SCC) to "0". The suspend current is about 400μ A.


Also the user can further decrease the suspend current to 250μ A by set the SUSP2 (bit4 of the SCC). But if the SUSP2 is set, the user make sure cannot enable the LVR OPT option, otherwise the HT82K96E will be reset.

When the resume signal is sent out by the host, the HT82K96E will wake up the MCU by USB interrupt and the Resume line (bit 3 of USC) is set. In order to make HT82K96E work properly, the firmware must set the USBCKEN (bit 3 of SCC) to 1 and clear the SUSP2 (bit4 of the SCC). Since the Resume signal will be cleared before the Idle signal is sent out by the host and the Suspend line (bit 0 of USC) is going to "0". So when the MCU is detecting the Suspend line (bit0 of USC), the Resume line should be remembered and token into consideration.

After finishing the resume signal, the suspend line will go inactive and a USB interrupt is triggered. The following is the timing diagram



The device with remote wake up function can wake-up the USB Host by sending a wake-up pulse through RMWK (bit 1 of USC). Once the USB Host receive the wake-up signal from HT82K96E. it will send a Resume signal to device. The timing as follow:



To configure the HT82K96E as PS2 device

The HT82K96E can be define as USB interface or PS2 interface by configuring the SPS2 (bit 4 of USR) and SUSB (bit 5 of USR). If SPS2=1, and SUSB=0, the HT82K96E is defined as PS2 interface, pin USBD- is now defined as PS2 Data pin and USBD+ is now defined as PS2 Clk pin. The user can easy to read or write the PS2 Data or PS2 Clk pin by accessing the corresponding bit PS2DAI (bit 4 of USC), PS2CKI (bit 5 of USC), PS2DAO (bit 6 of USC) and S2CKO (bit 7 of USC) respectively.

The user should make sure that in order to read the data properly, the corresponding output bit must set to 1. For example, if it want to read PS2 Data by reading PS2DAI, the PS2DAO should set to 1. Otherwise it always read 0.

If SPS2=0, and SUSB=1, the HT82K96E is defined as USB interface. Both the USBD- and USBD+ is driving by SIE of the HT82K96E. The user only write or read the USB data through the corresponding FIFO.

Both SPS2 and SUSB is default "0".

To configure the ADC block


The HT82K96E has built-in a 8-bit A/D converter with 6 channels (PB0~PB5). In order to make the A/D converter more flexibility, there are two mode: External Reference voltage and Internal Reference voltage. It can easy to configure by setting the ADREF (bit 6 of USR). For External Reference voltage, the reference voltage of the A/D converter comes from external PB6/VRL and PB7/VRH pins. Otherwise, the reference voltage is coming from the VDD and VSS of MCU.

PB0~PB5 is the 6-channels input of the A/D converter, it can easy to define which channel is converting by configuring ACS2~ACS0 (bit 2~0 of ADSC). Also there are four converter clock source to be selected by setting ADCS1 (bit 4 of ADSC), ADCS0 (bit 3 of ADSC).

Once the ADON (bit 6 of ADSC) is set and send the start pulse through START (bit 5 of ADSC). The A/D converter will be in operation. There are EOCB (bit 7 of ADSC) to indicate whether the A/D converter is busy or not. The EOCB is clear when the converter is busy or pleted. The user can read the converter data by reading the register ADR. In order to meet 500uA suspend current spec. . The user should disable the A/D by clearing ADON before jump to suspend mode.



The following is A/D converter timing diagrams



USB interface and A/D converter

There are 7 registers, including AWR (address + remote wake up; 42H in bank 1), STALL (43H in bank 1), PIPE (44H in bank 1), MISC (46H in bank 1), FIFO0 (48H in bank 1), FIFO1 (49H in bank 1), FIFO2 (4AH in bank 1) and FIFO3 (4BH in bank 1) used for the USB function. AWR register contains current address and a remote wake up function control bit. The initial value of AWR is "00H". The address value extracted from the USB command has not to be loaded into this register until the SETUP stage being finished.

AWR	Bits	R/W	Function	
WKEN	0	w	Remote wake-up enable/disable	
AD6~AD0	7~1	W	USB device address	

PIPE register represents whether the corresponding endpoint is accessed by host or not. This register is set only after the time when host accesses the corresponding endpoint. Only the last accessed endpoint is shown in this register. STALL register shows whether the corresponding endpoint works properly or not. As soon as the endpoint works improperly, the related bit in the STALL has to be set to "1". The STALL will be cleared by USB reset signal.

PIPE	Bits	R/W	Function
EP0RW	0	R	Endpoint 0 accessed
EP1RW	1	R	Endpoint 1 accessed
EP2RW	2	R	Endpoint 2 accessed
EP3RW	3	R	Endpoint 3 accessed
	7~4	R	Unused bit, read as "0"
STALL	Bits	R/W	Function
STL0	0	W	Stall the endpoint 0
STL1	1	W	Stall the endpoint 1
STL2	2	W	Stall the endpoint 2

STL2	2	W	Stall the endpoint 2	
STL3	3	W	Stall the endpoint 3	
	7~4	W	Unused bit, read as "0"	



MISC register combines a command and status to control desired endpoint FIFO action and to show the status of wanted endpoint FIFO. The MISC will be cleared by USB reset signal.

MISC	Bits	R/W	Function
REQ	0	R/W	After setting other status of desired one in the MISC, endpoint FIFO can be requested by setting this bit to "1". After job has been done, this bit has to be cleared to "0"
тх	1	R/W	This bit defines the direction of data transferring between MCU and endpoint FIFO. When the TX is set to "1", this means that MCU wants to write data to endpoint FIFO. After the job has been done, this bit has to be cleared to "0" before terminating request to represent end of transferring. For reading action, this bit has to be cleared to "0" to represent that MCU wants to read data from endpoint FIFO and has to be set to "1" after the job done.
CLEAR	2	R/W	Clear the requested endpoint FIFO, even the endpoint FIFO is not ready.
SELP1 SELP0	4 3	R/W	To define which endpoint FIFO is selected, SELP1,SELP0: 00: endpoint FIFO0 01: endpoint FIFO1 10: endpoint FIFO2 11: endpoint FIFO3
SCMD	5	R/W	Read only status bit, it is used to show that the data in endpoint FIFO is SETUP com- mand. This bit has to be cleared by firmware. That is to say, even the MCU is busing, the device will not miss any SETUP commands from host.
READY	6	R	Read only status bit, this bit is used to indicate that the desired endpoint FIFO is ready to work.
LENO	7	R	Read only status bit, it is sued to indicate that a 0-sized packet is sent from host to MCU. This bit should be cleared by firmware.

MCU can communicate with endpoint FIFO by setting the corresponding registers, of which address is listed in the following table. After reading current data, next data will show on after $2\mu s$. using to check endpoint FIFO status and response to MSIC register, if read/write action is still going on.

Registers	R/W	Bank	Address	Bit7~Bit0
FIFO0	R/W	1	48H	Data7~Data0
FIFO1	R/W	1	49H	Data7~Data0
FIFO2	R/W	1	4AH	Data7~Data0
FIFO3	R/W	1	4BH	Data7~Data0

There are some timing constrains and usages illustrated here. By setting the MISC register, MCU can perform reading, writing and clearing actions. There are some examples shown in the following table for endpoint FIFO reading, writing and clearing.

Actions	MiSC Setting Flow and Status
Read FIFO0 sequence	00H \rightarrow 01H \rightarrow delay 2µs, check 41H \rightarrow read* from FIFO0 register and check not ready (01H) \rightarrow 03H \rightarrow 02H
Write FIFO1 sequence	0AH $\!\!\to\!$ 0BH $\!\!\to\!$ delay 2µs, check 4BH $\!\!\to\!$ write* to FIFO1 register and check not ready (0BH) $\!\!\to\!$ 09H $\!\!\to\!$ 08H
Check whether FIFO0 can be read or not	00H \rightarrow 01H \rightarrow delay 2µs, check 41H (ready) or 01H (not ready) \rightarrow 00H
Check whether FIFO1 can be written or not	0AH $\!\!\rightarrow$ 0BH $\!\!\rightarrow$ delay 2µs, check 4BH (ready) or 0BH (not ready) $\!\!\rightarrow$ 0AH
Read 0-sized packet sequence form FIFO0	00H \rightarrow 01H \rightarrow delay 2µs, check 81H \rightarrow read once (01H) \rightarrow 03H \rightarrow 02H
Write 0-sized packet sequence to FIFO1	0AH \rightarrow 0BH \rightarrow delay 2µs, check 0BH \rightarrow 0FH \rightarrow 0DH \rightarrow 08H

Note: *: There are $2\mu s$ existing between 2 reading action or between 2 writing action



The definitions of the USB/PS2 status and control register (USC; 1AH) are as shown.

USC	Bits	R/W	Function
SUSP	0	R	Read only, USB suspend indication. When this bit is set to "1" (set by SIE), it indi- cates the USB bus enters suspend mode. The USB interrupt is also triggered on any changing of this bit.
RMWK	1	w	USB remote wake up command. It is set by MCU to force the USB host leaving the suspend mode. When this bit is set to "1", 2μ s delay for clearing this bit to "0" is needed to insure the RMWK command is accepted by SIE.
URST	2	R/W	USB reset indication. This bit is set/cleared by USB SIE. This bit is used to detect which bus (PS2 or USB) is attached. When the URST is set to "1", this indicates an USB reset is occurred (The attached bus is USB) and an USB interrupt will be initialized.
RESUME	3	R	USB resume indication. When the USB leaves suspend mode, this bit is set to "1" (set by SIE). This bit will appear 20ms waiting for MCU to detect. When the RE-SUME is set by SIE, an interrupt will be generated to wake-up the MCU. In order to detecting the suspend state, MCU should set USBCKEN and SUSP2 (in SCC register) to enable the SIE detecting function. The RESUME will be cleared while the SUSP is going "0". When MCU is detecting the SUSP, the RESUME (causes MCU to wake-up) should be remembered and token into consideration.
PS2DAI	4	R	Read only, USBD-/DATA input
PS2CKI	5	R	Read only, USBD+/CLK input
PS2DAO	6	W	Data for driving USBD-/DATA pin when work under 3D PS2 mouse function. (Default="1")
PS2CKO	7	W	Data for driving USBD+/CLK pin when work under 3D PS2 mouse function. (Default="1")

The USR (USB endpoint interrupt status register) register is used to indicate which endpoint is accessed and to select serial bus (PS2 or USB) and A/D converter operation modes. The endpoint request flags (EP0IF, EP1IF, EP2IF and EP3IF) are used to indicate which endpoints are accessed. If an endpoint is accessed, the related endpoint request flag will be set to "1" and the USB interrupt will occur (if USB interrupt is enabled and the stack is not full). When the active endpoint request flag is served, the endpoint request flag has to be cleared to "0".

USR	Bits	R/W	Function
EP0IF	0	R/W	When this bit is set to "1" (set by SIE), it indicates the endpoint 0 is accessed and an USB interrupt will occur. When the interrupt has been served, this bit should be cleared by firmware.
EP1IF	1	R/W	When this bit is set to "1" (set by SIE), it indicates the endpoint 1 is accessed and an USB interrupt will occur. When the interrupt has been served, this bit should be cleared by firmware.
EP2IF	2	R/W	When this bit is set to "1" (set by SIE), it indicates the endpoint 2 is accessed and an USB interrupt will occur. When the interrupt has been served, this bit should be cleared by firmware.
EP3IF	3	R/W	When this bit is set to "1" (set by SIE), it indicates the endpoint 3 is accessed and an USB interrupt will occur. When the interrupt has been served, this bit should be cleared by firmware.
SPS2	4	R/W	The PS2 function is selected when this bit is set to "1". (Default="0")
SUSB	5	R/W	The USB function is selected when this bit is set to "1". (Default="0")
ADREF	6	R/W	The reference voltage of A/D converter is coming from the VDD and VSS of MCU when this bit is set "1". Otherwise, the reference voltage of A/D converter comes from external PB6/VRL and PB7/VRH pins. (Default="1")
FIFO-cntl	7	W	For ICE only, 0 for FIFO read (Default="0"); 1 for FIFO write



There is a system clock control register implemented to select the clock used in the MCU. This register consists of USB clock control bit (USBCKEN), second suspend mode control bit (SUSP2) and system clock selection (SYSCLK).

SCC	Bits	R/W	Function
Led_on Period	2~0	R/W	To define low pulse period of IRPT (PC0) for mouse hardware function.The time base is 31.25µs (1/32kHz). Default value is 000.000: 2×base010: 5×base010: 5×base010: 17×base101: 33×base101: 65×base111: 127×base
USBCKEN	3	R/W	USB clock control bit. When this bit is set to "1", it indicates that the USB clock is en- abled. Otherwise, the USB clock is turned-off. (Default="0")
SUSP2	4	R/W	This bit is used for decreasing power consumption in suspend mode. In normal mode clean this bit=0 (Default="0") In HALT mode set this bit=1 for decreasing power consumption.
	5	R/W	Undefined, should be cleared to "0"
SYSCLK	6	R/W	This bit is used to specify the system oscillator frequency used by MCU. If a 6MHz crystal oscillator or resonator is used, this bit should be set to "1". If a 12MHz crystal oscillator or resonator is used, this bit should be cleared to "0" (default).
HWKUPSB	7	R/W	Hardware HALT mode wake-up detect circuit active under power down mode. Low active. "0": WDT timer overflow will wake-up MCU system "1": WDT timer overflow will start hardware wake-up detect circuit but not wake-up MCU system.

The A/D converter implemented in the MCU is a 6-channel 8-bit A/D converter. The reference voltage (high reference voltage and low reference voltage) can be selected as coming from external pins (PB6/VRL and PB7/VRH) or internal power supplies of MCU (VDD and VSS). The VRL and VRH are used to set the minimal and maximal boundaries of the full-scale range of the A/D converter. If an analog inputs, VRL or VRH is not used for A/D conversion, it also can be used as a general purpose I/O line. The ADSC (A/D converter status and control register) register is used to set the configurations and A/D clock sources of A/D converter and control the operation of A/D converter.

ADSC	Bits	Function	
ACS2~ACS0	2~0	These 3 bits are use to select one of eight A/D converter channels for the conversion. The A/D converter input channels AN0~AN5 are pin-shared with PB0~PB5. PB6/VRL and PB7/VRH are used for the A/D converter reference inputs. ACS2,ACS1,ACS0 : 000/001/010/011/100/101/110/111: AN0/AN1/AN2/AN3/AN4/AN5/VRL/VRH	
ADCS1 ADCS0	4 3	A/D converter clock source selection. ADCS1,ADCS0: 00: 6MHz 01: 3MHz 10: 1.5MHz 11: 0.75MHz	
START	5	Start the A/D conversion. $(0 \rightarrow 1 \rightarrow 0$: start, $0 \rightarrow 1$: reset A/D converter and A/D data register)	
ADON	6	This bit is used to control the enable/disable of A/D converter circuit. If this bit is set to "1" the A/D converter enters operating mode. Otherwise, the A/D converter will be turned-off	
EOCB	7	End of A/D conversion indication. (0: end of A/D conversion)	

The A/D converter data register is used to store the result of A/D conversion.

ADR	Bits	Function
D7~D0	7~0	Result of A/D conversion




Mask options

The following table shows all kinds of mask option in the microcontroller. All of the mask options must be defined to ensure proper system functioning.

No.	Option
1	Chip lock bit (by bit)
2	PA0~PA7 pull-high resistor enabled/disabled (by bit)
3	PA0~PA5 pull down resistor enabled/disabled (by bit)
4	PB0~PB7 pull-high resistor enabled/disabled (by nibble)
5	PC0~PC7 pull-high resistor enabled/disabled (by nibble)
6	PD0~PD7 pull-high resistor enabled/disabled (by nibble)
7	LVR enable/disable
8	WDT enable/disable
9	WDT clock source: f _{SYS} /4 or WDTOSC
10	CLRWDT instruction(s): 1 or 2
11	PA0~PA7 output structures: CMOS/NMOS open-drain/PMOS open-drain (by bit)
12	PA0~PA7 wake-up enabled/disabled (by bit)
13	A/D converter enabled/disabled

Application Circuits

Crystal or ceramic resonator for multiple I/O applications



Note: The resistance and capacitance for reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing RES to high.

24

 $0.01 \mu\text{F}$ capacitor, 22Ω resistor connected to HT82K96E-VDD as close as possible.

X1 can use 6MHz or 12MHz



Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic			
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \end{array} $	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C
Logic Operati	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x VOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	1 1 1 ⁽¹⁾ 1 ⁽¹⁾ 1 1 1 1 1 1	Z Z Z Z Z Z Z Z Z Z Z
Increment & D	Decrement		
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z
Rotate		1	
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCC [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$ \begin{array}{c} 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)} \end{array} $	None C C None None C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation		1 ⁽¹⁾	News
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneou	S		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PD
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PD ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PD ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PD

- Note: x: Immediate data
 - m: Data memory address
 - A: Accumulator
 - i: 0~7 number of bits
 - addr: Program memory address
 - \checkmark : Flag is affected
 - -: Flag is not affected
 - ⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
 - ⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
 - $^{(3)}$: $^{(1)}$ and $^{(2)}$
 - ⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the CLR WDT1 or CLR WDT2 instruction, the TO and PD are cleared. Otherwise the TO and PD flags remain unchanged.



Instruction Definition

ADC A,[m]	Add data memory and carry to	the accumula	tor	
Description	The contents of the specified of multaneously, leaving the resu	data memory, a	accumulat	or an
Operation	$ACC \gets ACC+[m]{+}C$			
Affected flag(s)				
	TC2 TC1 TO PD	OV Z	AC	С
			\checkmark	
ADCM A,[m]	Add the accumulator and carry	y to data memo	ory	
Description	The contents of the specified of multaneously, leaving the resu			
Operation	$[m] \leftarrow ACC+[m] \text{+}C$			
Affected flag(s)				
	TC2 TC1 TO PD	OV Z	AC	С
			\checkmark	
ADD A,[m]	Add data memory to the accur	nulator		
Description	The contents of the specified or stored in the accumulator.	data memory a	and the ac	cumu
Operation	$ACC \gets ACC+[m]$			
Affected flag(s)				
		a) (–	AC	С
	TC2 TC1 TO PD	OV Z	7.0	
		0V ∠ √ √	√	\checkmark
ADD A,x	Add immediate data to the acc			V
		√ √	\checkmark	
Description	Add immediate data to the acc The contents of the accumulate	√ √	\checkmark	
Description Operation	Add immediate data to the acc The contents of the accumulate accumulator.	√ √	\checkmark	
Description Operation	Add immediate data to the acc The contents of the accumulate accumulator.	√ √	\checkmark	
Description Operation	Add immediate data to the acc The contents of the accumulate accumulator. ACC \leftarrow ACC+x	√ √ cumulator or and the spec	√	are a
Description Operation Affected flag(s)	Add immediate data to the acc The contents of the accumulate accumulator. ACC \leftarrow ACC+x	$$ cumulator or and the spect or and the spect $$ $$ $$	√ cified data	are a
ADD A,x Description Operation Affected flag(s) ADDM A,[m] Description	Add immediate data to the accThe contents of the accumulator.ACC \leftarrow ACC+xTC2TC1TOPD	$$ cumulator or and the spect or and the spect $$ $$ $$ $$ $$ ta memory	√ cified data AC √	are a
Description Operation Affected flag(s) ADDM A,[m] Description	Add immediate data to the accThe contents of the accumulateaccumulator.ACC \leftarrow ACC+xTC2TC1TOPDAdd the accumulator to the daThe contents of the specified of	$$ cumulator or and the spect or and the spect $$ $$ $$ $$ $$ ta memory	√ cified data AC √	are a
Description Operation Affected flag(s)	Add immediate data to the accThe contents of the accumulatorACC \leftarrow ACC+xTC2 TC1 TO PDAdd the accumulator to the daThe contents of the specified orstored in the data memory.	$$ cumulator or and the spect or and the spect $$ $$ $$ $$ $$ ta memory	√ cified data AC √	are a
Description Operation Affected flag(s) ADDM A,[m] Description Operation	Add immediate data to the accThe contents of the accumulatorACC \leftarrow ACC+xTC2 TC1 TO PDAdd the accumulator to the daThe contents of the specified orstored in the data memory.	$$ cumulator or and the spect or and the spect $$ $$ $$ $$ $$ ta memory	√ cified data AC √	are a



AND A,[m]	Logical AND accumulator with data memory
Description	Data in the accumulator and the specified data memory perfo eration. The result is stored in the accumulator.
Operation	ACC ← ACC "AND" [m]
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
AND A,x	Logical AND immediate data to the accumulator
Description	Data in the accumulator and the specified data perform a bit The result is stored in the accumulator.
Operation	$ACC \leftarrow ACC "AND" x$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
ANDM A,[m]	Logical AND data memory with the accumulator
Description	Data in the specified data memory and the accumulator perfo eration. The result is stored in the data memory.
Operation	[m] ← ACC ″AND″ [m]
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
CALL addr	Subroutine call
Description	The instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. P with the instruction at this address.
Operation	Stack \leftarrow PC+1 PC \leftarrow addr
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
CLR [m]	Clear data memory
Description	The contents of the specified data memory are cleared to 0.
Operation	[m] ← 00H
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C



CLR [m].i	Clear bit of data memory
Description	The bit i of the specified data memory is cleared to 0.
Operation	[m].i ← 0
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
CLR WDT	Clear Watchdog Timer
Description	The WDT and the WDT Prescaler are cleared (re-counting from 0). The power down bit (PD) and time-out bit (TO) are cleared.
Operation	WDT and WDT Prescaler \leftarrow 00H PD and TO \leftarrow 0
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
CLR WDT1	Preclear Watchdog Timer
Description	The TO, PD flags, WDT and the WDT Prescaler has cleared (re-counting from 0), if the
	other preclear WDT instruction has been executed. Only execution of this instruction with-
	out the other preclear instruction just sets the indicated flag which implies this instruction has been executed and the TO and PD flags remain unchanged.
Operation	WDT and WDT Prescaler \leftarrow 00H*
	PD and TO $\leftarrow 0^*$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
	O* O*
CLR WDT2	Preclear Watchdog Timer
Description	The TO, PD flags, WDT and the WDT Prescaler are cleared (re-counting from 0), if the
	other preclear WDT instruction has been executed. Only execution of this instruction with-
	out the other preclear instruction, sets the indicated flag which implies this instruction has been executed and the TO and PD flags remain unchanged.
Operation	WDT and WDT Prescaler \leftarrow 00H*
	PD and TO $\leftarrow 0^*$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
	O* O*
CPL [m]	Complement data memory
Description	Each bit of the specified data memory is logically complemented (1's complement). Bits
	which previously contained a 1 are changed to 0 and vice-versa.
Operation	$[m] \leftarrow [\overline{m}]$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C



CPLA [m]	Complement data memory and place	result in the accumulator
Description	which previously contained a 1 are cha	y is logically complemented (1's complement). Bits anged to 0 and vice-versa. The complemented result contents of the data memory remain unchanged.
Operation	$ACC \leftarrow [\overline{m}]$	
Affected flag(s)		
	TC2 TC1 TO PD OV	Z AC C
		√
DAA [m]	Decimal-Adjust accumulator for addition	on
Description	-	he BCD (Binary Coded Decimal) code. The accumu-
		nibble is adjusted to the BCD code and an internal le of the accumulator is greater than 9. The BCD ad-
		ginal value if the original value is greater than 9 or a
		iginal value remains unchanged. The result is stored
Quanting	in the data memory and only the carry	/ flag (C) may be affected.
Operation	If ACC.3~ACC.0 >9 or AC=1 then [m].3~[m].0 ← (ACC.3~ACC.0)+0	$6 \text{ AC1} = \overline{\text{AC}}$
	else [m].3~[m].0 \leftarrow (ACC.3~ACC.0), A	
	and	
	If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 ← ACC.7~ACC.4+6+	+AC1 C=1
	else [m].7~[m].4 ← ACC.7~ACC.4+AC	
Affected flag(s)		
	TC2 TC1 TO PD OV	Z AC C
		\ \ \
DEC [m]	Decrement data memory	
Description	Data in the specified data memory is o	decremented by 1.
Operation	[m] ← [m]–1	
Affected flag(s)	[
	TC2 TC1 TO PD OV	Z AC C
		√
DECA [m]	Decrement data memory and place re	esult in the accumulator
Description	Data in the specified data memory is de tor. The contents of the data memory	ecremented by 1, leaving the result in the accumula- remain unchanged.
Operation	ACC ← [m]–1	
Affected flag(s)		
	TC2 TC1 TO PD OV	Z AC C
		√



HALT	Enter power down mode
Description	This instruction stops program execution and turns off the sy the RAM and registers are retained. The WDT and prescaler
	bit (PD) is set and the WDT time-out bit (TO) is cleared.
Operation	$PC \leftarrow PC+1$
	$PD \leftarrow 1$ TO $\leftarrow 0$
Affected flag(s)	
/ mooled mag(o)	TC2 TC1 TO PD OV Z AC C
INC [m]	Increment data memory
Description	Data in the specified data memory is incremented by 1
Operation	[m] ← [m]+1
Affected flag(s)	
3(1)	TC2 TC1 TO PD OV Z AC C
INCA [m]	Increment data memory and place result in the accumulator
Description	Data in the specified data memory is incremented by 1, leavir
	tor. The contents of the data memory remain unchanged.
Operation	ACC ← [m]+1
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
JMP addr	Directly jump
Description	The program counter are replaced with the directly-specified control is passed to this destination.
Operation	PC ←addr
	PC ←addi
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
MOV A,[m]	Move data memory to the accumulator
Description	The contents of the specified data memory are copied to the
Operation	$ACC \leftarrow [m]$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C

_



MOV A,x	Move im	mediat	e data t	to the a	ccumula	itor		
Description	The 8-bi						d into the	e accur
Operation	ACC ←							
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_	_						
MOV [m],A	Move the							
Description	The cont memorie		the acc	cumulat	or are co	opied to	o the spe	ecified
Operation	[m] ←A0	,						
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_	_	_		_	_	_	
	L							
NOP	No opera		_	. –				
Description	No opera		perforn	ned. Ex	ecution	continu	ies with	the nex
Operation	$PC \leftarrow P$	C+1						
Affected flag(s)	-							
	TC2	TC1	то	PD	OV	Z	AC	С
	_	_	_		—		—	
OR A,[m]	Logical (OR acc	umulato	or with c	lata me	mory		
Description	Data in t	the acc	umulato	or and th	ne spec	ified da	ita mem	ory (on
	form a b	itwise l	ogical_(OR ope	ration. 1	he res	ult is sto	red in t
Operation	ACC ←	ACC "(DR" [m]					
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
		—	—	—	—		—	
OR A,x	Logical (OR imn	nediate	data to	the acc	umulate	or	
Description	Data in							orm a b
	The resu							
Operation		ACC "O	DR" x					
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_				_	\checkmark	—	
ORM A,[m]	Logical (a memo	ry with	the acc	umulat	or	
Description	Data in			•				es) and
Description	bitwise l							
Operation	[m] ←A0							
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_	_			_		_	
	L							



RET	Return	from su	broutine	9						
Description	The pro	ogram co	ounter is	s restore	ed from	the sta	ck. This	is a 2-		
Operation	PC ← 5	Stack								
Affected flag(s)										
	TC2	TC1	то	PD	OV	Z	AC	С		
	_	_	_		—	—	—			
RET A,x	Return	and pla	ce imme	ediate d	ata in th	ne accu	mulator			
Description	The program counter is restored from the stack and the accumulator loaded with the sp fied 8-bit immediate data.									
Operation	$PC \leftarrow Stack$ ACC $\leftarrow x$									
Affected flag(s)										
	TC2	TC1	то	PD	OV	Z	AC	С		
	_	—	—	_	_	—	—	—		
RETI	Return	from int	errupt							
Description	The pro EMI bit.	-								
Operation	PC ← S EMI ←									
Affected flag(s)										
	TC2	TC1	то	PD	OV	Z	AC	С		
	_	_	_	_	_					
RL [m]	Rotate	data me	emory le	eft						
Description	The cor	ntents of	the spe	cified d	ata men	nory are	rotated	1 bit le		
Operation	[m].(i+1 [m].0 ←	·	.i; [m].i:l	bit i of th	ne data	memor	y (i=0~6	i)		
Affected flag(s)										
	TC2	TC1	то	PD	OV	Z	AC	С		
	_									
RLA [m]	Rotate	data me	emory le	eft and p	lace res	sult in th	ne accui	mulator		
Description	Data in rotated	•			•		bit left w ts of the			
Operation	ACC.(i+ ACC.0	-1) ← [n	n].i; [m].							
Affected flag(s)										
	TC2	TC1	то	PD	OV	Z	AC	С		
		—	—	_	—	_	—	—		

HOLTEK

RLC [m] Rotate data memory left through carry
RLC [m] Rotate data memory left through carry Description The contents of the specified data memory and the carry
places the carry bit; the original carry flag is rotated into
Operation $[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)$
[m].0 ← C C ← [m].7
Affected flag(s)
TC2 TC1 TO PD OV Z AC
RLCA [m] Rotate left through carry and place result in the accumu
Description Data in the specified data memory and the carry flag are r carry bit and the original carry flag is rotated into bit 0 pos in the accumulator but the contents of the data memory
Operation $ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)$
ACC.0 ← C C ← [m].7
Affected flag(s) $\mathcal{C} \leftarrow [m]$
TC2 TC1 TO PD OV Z AC
PD [m] Potato data mamony right
RR [m] Rotate data memory right Description The contents of the specified data memory are rotated 1 to 1 t
Operation $[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)$
[m].7 ← [m].0
Affected flag(s)
TC2 TC1 TO PD OV Z AC
RRA [m] Rotate right and place result in the accumulator
Description Data in the specified data memory is rotated 1 bit right w
the rotated result in the accumulator. The contents of the
Operation $ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)$ $ACC.7 \leftarrow [m].0$
Acc. $t \leftarrow [m]. v$ Affected flag(s)
TC2 TC1 TO PD OV Z AC
RRC [m] Rotate data memory right through carry
Description The contents of the specified data memory and the car right. Bit 0 replaces the carry bit; the original carry flag is
Operation $[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)$
[m].7 ← C
$[m].7 \leftarrow C$ $C \leftarrow [m].0$
[m].7 \leftarrow C C \leftarrow [m].0 Affected flag(s)
$[m].7 \leftarrow C$ $C \leftarrow [m].0$

RRCA [m]	Rotate ri	-	-	-						
Description	the carry	bit and t	the ori	ginal ca	rry flag	is rotate	ed into th	ne bit 7	ted 1 bit rig position. Th remain unc	e rotated r
Operation	ACC.i ← ACC.7 ← C ← [m].	– C); [m].	i:bit i of	the dat	a memo	ory (i=0-	-6)		
Affected flag(s)										
	TC2	TC1	ТО	PD	OV	Z	AC	С		
		_	_					\checkmark		
SBC A,[m]	Subtract	data me	mony	and car	ry from	the acc	umulat	or		
Description									ent of the c	arry flag a
Jocompuon	tracted fr					•		•		any naga
Operation	ACC ← A	ACC+[m]+C							
Affected flag(s)										
	TC2	TC1	то	PD	OV	Z	AC	С		
			_		\checkmark	\checkmark	\checkmark	\checkmark		
	Cubtract	data ma		and cor	m from	the eee	umulat			
SBCM A,[m] Description	Subtract								ent of the c	arry flag a
Description			ine spo	ecilieu u	iala ille					
	tracted fr	om the a	accum	nulator, l		•		•		arry nag a
Operation	tracted fr $[m] \leftarrow AC$			nulator, l		•		•		arry nag a
•				ulator, I		•		•		an y nag a
•				PD		•		•		any nag a
•	[m] ← A0	CC+[m]+	-C		eaving	the resi	ult in the	e data m		
Operation Affected flag(s)	[m] ← A0	TC1	-с то —	PD	eaving OV √	the resu Z	ult in the AC	e data m C		
Affected flag(s)	[m] ← AG TC2 Skip if de	TC1 —	TO TO t data	PD — memor	oV √ y is 0	z √	AC √	e data m C √	iemory.	
Affected flag(s)	[m] ← AG TC2 Skip if de The cont	TC1 — ecremen ents of th	-C TO — It data	PD — memor	oV √ y is 0 ata men	z √	AC √	e data n C √		esult is 0, t
Affected flag(s)	[m] ← AG TC2 — Skip if de The cont instructio	TC1 — ecremen ents of thom is skip on is skip	TO TO t data he spe pped. I tion, is	PD — memor ecified da f the res s discard	OV √ y is 0 ata men sult is 0, ded and	the result Z 	AC v decren owing ir ny cycle	C √ nented t is repla	oy 1. If the re n, fetched o ced to get th	esult is 0, t
Affected flag(s) SDZ [m] Description	[m] ← AG TC2 Skip if de The cont instructio tion (2 cy	TC1 — ecremen ents of th on is skip on execu vcles). O	TO TO t data he spe pped. I tion, is otherw	PD memor ecified da f the res s discard ise proc	OV √ y is 0 ata men sult is 0, ded and eed wit	the result Z 	AC v decren owing ir ny cycle	C √ nented t is repla	oy 1. If the re n, fetched o ced to get th	esult is 0, t
Affected flag(s) SDZ [m] Description Operation	[m] ← AG TC2 — Skip if de The cont instructio	TC1 — ecremen ents of th on is skip on execu vcles). O	TO TO t data he spe pped. I tion, is otherw	PD memor ecified da f the res s discard ise proc	OV √ y is 0 ata men sult is 0, ded and eed wit	the result Z 	AC v decren owing ir ny cycle	C √ nented t is repla	oy 1. If the re n, fetched o ced to get th	esult is 0, t
Affected flag(s) SDZ [m] Description	[m] ← AG TC2 — Skip if de The cont instructio tion (2 cy Skip if ([r	CC+[m]+ TC1 ecremen ents of th on is skip on execu /cles). O m]-1)=0.	TO TO t data he spe pped. I ttion, is otherw , [m] <	PD memor ecified da f the res s discard ise proc – ([m]–1	OV √ y is 0 ata men sult is 0, ded and eed wit	Z √ hory are the foll a dumn h the ne	AC v e decren owing ir ny cycle ext instru	C √ heented to astruction is repla	oy 1. If the re n, fetched o ced to get th	esult is 0, t
Affected flag(s) SDZ [m] Description Operation	[m] ← AG TC2 Skip if de The cont instructio tion (2 cy	TC1 — ecremen ents of th on is skip on execu vcles). O	TO TO t data he spe pped. I tion, is otherw	PD memor ecified da f the res s discard ise proc	OV √ y is 0 ata men sult is 0, ded and eed wit	the result Z 	AC v decren owing ir ny cycle	C √ nented t is repla	oy 1. If the re n, fetched o ced to get th	esult is 0, t
Affected flag(s) SDZ [m] Description Operation	[m] ← AG TC2 — Skip if de The cont instructio tion (2 cy Skip if ([r	CC+[m]+ TC1 ecremen ents of th on is skip on execu /cles). O m]-1)=0.	TO TO t data he spe pped. I ttion, is otherw , [m] <	PD memor ecified da f the res s discard ise proc – ([m]–1	OV √ y is 0 ata men sult is 0, ded and eed wit	Z √ hory are the foll a dumn h the ne	AC v e decren owing ir ny cycle ext instru	C √ heented to astruction is repla	oy 1. If the re n, fetched o ced to get th	esult is 0, t
Affected flag(s) SDZ [m] Description Operation	[m] ← AG TC2 — Skip if de The cont instructio tion (2 cy Skip if ([r	TC1 — ecremen ents of th on is skip on execu /cles). O m]-1)=0 TC1 —	TO TO t data he sped. I tion, is btherw , [m] ← TO —	PD memor ecified da f the res s discard ise proc – ([m]–1 PD	OV √ y is 0 ata men sult is 0, ded and eed wit 1) OV 	Z √ nory are the folk a dumn h the ne	AC v decren owing ir ny cycle ext instri AC AC	e data m C √ nented t astructio is repla uction (C 	oy 1. If the re n, fetched o ced to get th	esult is 0, t
Affected flag(s) SDZ [m] Description Operation Affected flag(s)	[m] ← AC TC2 Skip if de The cont instruction tion (2 cy Skip if ([r TC2 Decrement The cont	CC+[m]+ TC1 — ecremen ents of th on is skip on execu vcles). O m]–1)=0. TC1 — TC1 — ent data ents of th	-C TO — t data he spe pped. I tion, is otherw , [m] ← TO — TO — memo he spe	PD memor scified da f the res discarc ise proc – ([m]–1 PD – PD	OV √ y is 0 ata men sult is 0, ded and eed wit I) OV OV colace re ata men	Z √ hory are the foll a dumn h the ne Z sult in A	AC √ a decrem owing ir ny cycle ext instru- AC AC AC AC AC AC	e data m C √ hented t is repla uction (C _ ip if 0 hented t	emory. by 1. If the rend n, fetched of ced to get th 1 cycle). by 1. If the rend	esult is 0, t during the ne proper
Affected flag(s) SDZ [m] Description Operation Affected flag(s) SDZA [m]	[m] ← AC TC2 Skip if de The cont instruction tion (2 cy Skip if ([r TC2 Decrement The cont instruction	CC+[m]+ TC1 — ecremen ents of th on is skip on execu vcles). O m]-1)=0. TC1 — TC1 — ent data ents of th on is skip	-C TO — t data he sped. I tion, is pred. I tion, s therw , [m] ← TO — memory he sped. T	PD memor scified da f the ress discarc ise proc – ([m]–1 PD – PD – ory and p scified da The resu	OV √ y is 0 ata men sult is 0, ded and eeed wit I) OV OV clace re ata men It is stor	Z √ hory are the foll a dumn h the ne Z sult in A hory are ed in th	AC √ a decrem owing ir ny cycle ext instr AC AC AC AC AC a decrem e accum	C √ hented to is repla uction (C C ip if 0 hented to hulator to	emory. by 1. If the rend n, fetched of ced to get th 1 cycle). by 1. If the rend but the data	esult is 0, t during the ne proper
Affected flag(s) SDZ [m] Description Operation Affected flag(s) SDZA [m]	[m] ← AG TC2 Skip if de The cont instruction tion (2 cy Skip if ([r TC2 Decrement The cont instruction unchang	CC+[m]+ TC1 — ecremen ents of th on is skip on execu (cles). O m]-1)=0. TC1 — TC1 — ent data ents of th on is skip ed. If the	TO TO t data he spe pped. I tion, is ptherw , [m] ← TO TO memory he spe pped. T result	PD memor ecified da f the ress discarce ise proc – ([m]–1 PD – PD – ecified da The resu t is 0, the	OV √ y is 0 ata men sult is 0, ded and eed wit I) OV OV clace re ata men It is stor e follow	Z √ hory are the foll a dumn h the ne Z sult in A nory are ed in th ng instr	AC √ a decrem owing ir ny cycle ext instr AC AC AC AC AC AC AC AC AC AC	C √ hented t is repla uction (C C ip if 0 hented t hulator t etched	emory. by 1. If the rend n, fetched of ced to get th 1 cycle). by 1. If the rend	esult is 0, t during the ne proper esult is 0, t memory r current ins
Affected flag(s) SDZ [m] Description Operation Affected flag(s) SDZA [m]	[m] ← AG TC2 Skip if de The cont instruction tion (2 cy Skip if ([r TC2 Decrement The cont instruction unchang	CC+[m]+ TC1 — ecremen ents of th on execu vcles). O m]-1)=0. TC1 — TC1 — ent data ents of th on is skip ed. If the n, is disco	TO TO t data he spe pped. I tion, is pped. I (m] \leftarrow TO TO memo he spe pped. To he spe pped. Z result carded	PD memor ccified da f the ress discarce ise proce – ([m]–1 PD – PD – crified da che resu t is 0, the l and a co	OV √ y is 0 ata men sult is 0, ded and beed wit 1) OV OV classifier of the store ata men ilt is store ata men ilt is store ata men sult is store ata men store store ata men sult is of the store ata men sult is store ata men store store ata men sult is of the store of the store ata men store store of the s	Z √ hory are the follo a dumn h the ne Z Sult in A nory are red in th ng instr cycle is	AC √ a decrem owing ir ny cycle ext instr AC AC AC AC AC AC AC AC AC AC	C √ hented t istruction is repla uction (C C ip if 0 hented t hulator t fetched id to get	oy 1. If the re n, fetched o ced to get th 1 cycle).	esult is 0, t during the ne proper esult is 0, t memory r current ins
Affected flag(s) SDZ [m] Description Operation Affected flag(s) SDZA [m] Description Operation	[m] ← AG TC2 — Skip if de The cont instruction tion (2 cy Skip if ([r TC2 — Decreme The cont instruction instruction cont	CC+[m]+ TC1 ecremen ents of th on is skip on execu /cles). O m]-1)=0, TC1 m]-1)=0, TC1 ent data ents of th on is skip ed. If the n, is disc herwise	TO TO t data he spe pped. I tion, is otherw , [m] TO TO TO memo he spe pped. T aresult carded proce	PD memor ecified da f the ress discarce ise proce – ([m]–1 PD – ([m]–1 PD – (m)–1 PD – (OV √ y is 0 ata men sult is 0, ded and eed wit I) OV OV clace re ata men ilt is stor e followidummy the nex	Z √ hory are the follo a dumn h the ne Z Sult in A nory are red in th ng instr cycle is	AC √ a decrem owing ir ny cycle ext instr AC AC AC AC AC AC AC AC AC AC	C √ hented t istruction is repla uction (C C ip if 0 hented t hulator t fetched id to get	oy 1. If the re n, fetched o ced to get th 1 cycle).	esult is 0, t during the ne proper esult is 0, t memory r current ins
Affected flag(s) SDZ [m] Description Affected flag(s) SDZA [m] Description	[m] ← AC	CC+[m]+ TC1 ecremen ents of th on is skip on execu /cles). O m]-1)=0, TC1 m]-1)=0, TC1 ent data ents of th on is skip ed. If the n, is disc herwise	TO TO t data he spe pped. I tion, is otherw , [m] TO TO TO memo he spe pped. T aresult carded proce	PD memor ecified da f the ress discarce ise proce – ([m]–1 PD – ([m]–1 PD – (m)–1 PD – (OV √ y is 0 ata men sult is 0, ded and eed wit I) OV OV clace re ata men ilt is stor e followidummy the nex	Z √ hory are the follo a dumn h the ne Z Sult in A nory are red in th ng instr cycle is	AC √ a decrem owing ir ny cycle ext instr AC AC AC AC AC AC AC AC AC AC	C √ hented t istruction is repla uction (C C ip if 0 hented t hulator t fetched id to get	oy 1. If the re n, fetched o ced to get th 1 cycle).	esult is 0, t during the ne proper esult is 0, t memory r current ins
Affected flag(s) SDZ [m] Description Operation Affected flag(s) SDZA [m] Description Operation	[m] ← AC	CC+[m]+ TC1 ecremen ents of th on is skip on execu /cles). O m]-1)=0, TC1 m]-1)=0, TC1 ent data ents of th on is skip ed. If the n, is disc herwise	TO TO t data he spe pped. I tion, is otherw , [m] TO TO TO memo he spe pped. T aresult carded proce	PD memor ecified da f the ress discarce ise proce – ([m]–1 PD – ([m]–1 PD – (m)–1 PD – (OV √ y is 0 ata men sult is 0, ded and eed wit I) OV OV clace re ata men ilt is stor e followidummy the nex	Z √ hory are the follo a dumn h the ne Z Sult in A nory are red in th ng instr cycle is	AC √ a decrem owing ir ny cycle ext instr AC AC AC AC AC AC AC AC AC AC	C √ hented t istruction is repla uction (C C ip if 0 hented t hulator t fetched id to get	oy 1. If the re n, fetched o ced to get th 1 cycle).	esult is 0, f luring the ne proper esult is 0, f memory r surrent ins



SET [m]	Set data memory
Description	Each bit of the specified data memory is set to 1.
Operation	[m] ← FFH
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
SET [m]. i	Set bit of data memory
Description	Bit i of the specified data memory is set to 1.
Operation	[m].i ← 1
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
SIZ [m]	Skip if increment data memory is 0
Description	The contents of the specified data memory are incremented by 1. If the result is 0, the fol-
·	lowing instruction, fetched during the current instruction execution, is discarded and a
	dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
Operation	Skip if $([m]+1)=0$, $[m] \leftarrow ([m]+1)$
Affected flag(s)	Skp if $([n], i)=0$, $[n] \leftarrow ([n], i)$
Ancolou hag(3)	TC2 TC1 TO PD OV Z AC C
SIZA [m]	Increment data memory and place result in ACC, skip if 0
Description	The contents of the specified data memory are incremented by 1. If the result is 0, the next
	instruction is skipped and the result is stored in the accumulator. The data memory re- mains unchanged. If the result is 0, the following instruction, fetched during the current in-
	struction execution, is discarded and a dummy cycle is replaced to get the proper
	instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
Operation	Skip if ([m]+1)=0, ACC ← ([m]+1)
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
SNZ [m].i	Skip if bit i of the data memory is not 0
Description	If bit i of the specified data memory is not 0, the next instruction is skipped. If bit i of the data memory is not 0, the following instruction, fetched during the current instruction execution,
	is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Other-
	wise proceed with the next instruction (1 cycle).
Operation	Skip if [m].i≠0
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C



SUB A,[m]	Subtrac	ct data r	nemory	from th	e accun	nulator						
Description		ecified d n the ac			subtract	ed from	the con	itents of				
Operation	ACC ←	$ACC \leftarrow ACC+[\overline{m}]+1$										
Affected flag(s)												
	TC2	TC1	то	PD	OV	Z	AC	С				
		_	_	_	\checkmark	\checkmark	\checkmark	\checkmark				
SUBM A,[m]	Subtrac	ct data r	nemory	from th	e accun	nulator						
Description	-	The specified data memory is subtracted from the contents of th result in the data memory.										
Operation	[m] <i>← I</i>	$[m] \leftarrow ACC + [m] + 1$										
Affected flag(s)												
	TC2	TC1	то	PD	OV	Z	AC	С				
	_	_	_	_		\checkmark		\checkmark				
SUB A,x	Subtrac	ct imme	diate da	ita from	the acc	umulate	or					
Description	The imr tor, leav				-		ubtracte	d from				
Operation	ACC ←	-	_		Sumula							
Affected flag(s)	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,										
	TC2	TC1	то	PD	OV	Z	AC	С				
		_	_	_	√		√	√				
		I	1	1			1					
SWAP [m]	Swap n	ibbles v	vithin th	e data r	nemory							
Description	The low ries) ar		-		nibbles	of the s	specified	l data n				
Operation	[m].3~[i	m].0 ↔	[m].7~[I	m].4								
Affected flag(s)												
	TC2	TC1	то	PD	OV	Z	AC	С				
						_						
SWAPA [m]	Swap	lata me	morv an	id place	result i	n the ac	ccumula	tor				
Description			-				pecified					
			0				ts of the					
Operation	ACC.3-	~ACC.0	← [m].	7~[m].4								
	ACC.7-	~ACC.4	← [m].3	3~[m].0								
Affected flag(s)												
	TC2	TC1	то	PD	OV	Z	AC	С				
			_	_								



SZ [m]	Skip if data memory is 0
Description	If the contents of the specified data memory are 0, the following instruction, fetched during
	the current instruction execution, is discarded and a dummy cycle is replaced to get the
Operation	proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). Skip if [m]=0
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
SZA [m]	Move data memory to ACC, skip if 0
Description	The contents of the specified data memory are copied to the accumulator. If the contents is 0, the following instruction, fetched during the current instruction execution, is discarded
	and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
Operation	Skip if [m]=0
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
07 [] :	
SZ [m].i Description	Skip if bit i of the data memory is 0 If bit i of the specified data memory is 0, the following instruction, fetched during the current
Description	instruction execution, is discarded and a dummy cycle is replaced to get the proper instruc-
	tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).
Operation	Skip if [m].i=0
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
TABRDC [m]	Move the ROM code (current page) to TBLH and data memory
Description	The low byte of ROM code (current page) addressed by the table pointer (TBLP) is moved
	to the specified data memory and the high byte transferred to TBLH directly.
Operation	[m] ← ROM code (low byte) TBLH ← ROM code (high byte)
Affected flag(s)	$IBLP \leftarrow ROM \operatorname{code}(\operatorname{high} byte)$
Allected hag(s)	TC2 TC1 TO PD OV Z AC C
TABRDL [m]	Move the ROM code (last page) to TBLH and data memory
Description	The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to the data memory and the high byte transferred to TBLH directly.
Operation	$[m] \leftarrow ROM \text{ code (low byte)}$
	$TBLH \leftarrow POM code (high byte)$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C



XOR A,[m]	Logica	XOR a	ccumula	ator with	n data m	emory					
Description	Data in the accumulator and the indicated data memory perform a bitwise logical l sive_OR operation and the result is stored in the accumulator.										
Operation	$ACC \leftarrow ACC "XOR" [m]$										
Affected flag(s)											
	TC2	TC1	то	PD	OV	Z	AC	С			
	_	_	_	_		\checkmark					
		1	1	1				1			
XORM A,[m]	Logical XOR data memory with the accumulator										
Description	Data in the indicated data memory and the accumulator perform a bitwise logical E sive_OR operation. The result is stored in the data memory. The 0 flag is affected.										
Operation	[m] ← .	ACC "X	OR″ [m]								
Affected flag(s)											
	TC2	TC1	то	PD	OV	Z	AC	С			
		_	_	_	_	\checkmark	_				
XOR A,x	Logica	XOR in	nmediat	e data t	to the ac	cumula	ator				
Description					e specif the acc		•				
Operation	ACC ←	- ACC "	XOR″ x								
Affected flag(s)											
	TC2	TC1	то	PD	OV	Z	AC	С			



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Sales Office)

11F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan Tel: 886-2-2782-9635 Fax: 886-2-2782-9636 Fax: 886-2-2782-7128 (International sales hotline)

Holtek Semiconductor (Hong Kong) Ltd.

RM.711, Tower 2, Cheung Sha Wan Plaza, 833 Cheung Sha Wan Rd., Kowloon, Hong Kong Tel: 852-2-745-8288 Fax: 852-2-742-8657

Holtek Semiconductor (Shanghai) Inc.

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holmate Technology Corp.

48531 Warm Springs Boulevard, Suite 413, Fremont, CA 94539 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2002 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.