Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: http://www.renesas.com

Renesas Technology Corp. Customer Support Dept. April 1, 2003



Cautions

Keep safety first in your circuit designs!

Renesas Technology Corporation puts the maximum effort into making semiconductor products better
and more reliable, but there is always the possibility that trouble may occur with them. Trouble with
semiconductors may lead to personal injury, fire or property damage.
 Remember to give due consideration to safety when making your circuit designs, with appropriate
measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or
(iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
 - The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
 - Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 - Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

Synchronous UP/Down Decade Counter Synchronous Up/Down 4-bit binary Counter



ADE-205-520 (Z) 1st. Edition Sep. 2000

Description

This synchronous presettable decade counter features an internal carry look-ahead for cascading in high-speed counting applications. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple-clock) counters.

A buffered clock input triggers the four master-slave flip-flops on the rising (positive going) edge of the clock waveform. This counter is fully programmable; that is, the outputs may each be preset to either level. The load input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count enable inputs and a carry output. Both count enable inputs (\overline{P} and \overline{T}) must be low to count. The direction of the count is determined by the level of the up/down input. when the input is high, the counter counts up; when low, it counts down. Input \overline{T} is fed forward to enable the carry output. The carry output thus enabled will produce a low-level output pulse with a duration approximately equal to the high portion of the Q_A output when counting up and approximately equal to the low portion of the Q_A output when counting down. This low level overflow carry pulse can be used to enable successive cascaded stages. Transitions at the enable \overline{P} or \overline{T} inputs are allowed regardless of the level of the clock input. All inputs are diode-clamped to minimize transission-line effects, thereby simplifying system design. This counter features a fully independent clock circuit. Changes at control inputs (enable \overline{P} , Enable \overline{T} , load, up/down) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

Features

High Speed Operation


• High Output Current: Fanout of 10 LSTTL Loads


• Wide Operating Voltage: $V_{CC} = 2 \text{ to } 6 \text{ V}$

Low Input Current: 1 μA max


• Low Quiescent Supply Current: I_{CC} (static) = 4 μ A max (Ta = 25°C)


Pin Arrangement







Logic Diagram





Timing Chart





DC Characteristics

			Ta =	: 25°(Ta = - +85°C	-40 to			
Item	Symbol	V _{cc} (V)	Min	Тур	Max	Min	Max	Unit	Test Condition	ns
Input voltage	V _{IH}	2.0	1.5		_	1.5	_	V		
		4.5	3.15	_	_	3.15				
		6.0	4.2	_	_	4.2	_	_		
	V _{IL}	2.0	_	_	0.5	_	0.5	V		
		4.5	_	_	1.35	_	1.35			
		6.0	_	_	1.8	_	1.8			
Output voltage	V _{OH}	2.0	1.9	2.0	_	1.9	_	V	$Vin = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu A$
		4.5	4.4	4.5	_	4.4	_			
		6.0	5.9	6.0	_	5.9	_	_		
		4.5	4.18	_	_	4.13	_			$I_{OH} = -4 \text{ mA}$
		6.0	5.68	_	_	5.63	_	_		$I_{OH} = -5.2 \text{ mA}$
	V _{OL}	2.0	_	0.0	0.1	_	0.1	V	$Vin = V_{IH} \text{ or } V_{IL}$	I _{OL} = 20 μA
		4.5	_	0.0	0.1	_	0.1			
		6.0	_	0.0	0.1	_	0.1	_		
		4.5	_	_	0.26	_	0.33			I _{OL} = 4 mA
		6.0	_	_	0.26	_	0.33	_		I _{OL} = 5.2 mA
Input current	lin	6.0	_	_	±0.1	_	±1.0	μΑ	Vin = V _{CC} or G	ND
Quiescent supply current	I _{cc}	6.0	_	_	4.0	_	40	μΑ	Vin = V _{CC} or Gi	ND, lout = $0 \mu A$

AC Characteristics ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)


	Ta = -40 to
Ta = 25°C	+85°C


Item	Symbol	V_{cc} (V)	Min	Тур	Max	Min	Max	Unit	Test Conditions
Maximum clock	f _{max}	2.0		_	5	_	4	MHz	
Frequency		4.5	_	_	27	_	21		
		6.0	_	_	32	_	25		
Propagation delay	t _{PLH}	2.0	_	_	200	_	250	ns	Clock to Ripple carry out
time	$t_{\tiny PHL}$	4.5	_	_	40	_	50		
		6.0	_	_	34	_	43		
	t _{PLH}	2.0	_	_	225	_	280	ns	Clock to Q
	$t_{\tiny PHL}$	4.5	_	_	45	_	56		
		6.0	_	_	38	_	48		
	t _{PLH}	2.0	_	_	150	_	190	ns	Enable T to Ripple carry out
	$t_{\tiny PHL}$	4.5	_	_	30	_	38		
		6.0	_	_	26	_	33		
	t _{PLH}	2.0	_	_	200	_	250	ns	U/D to Ripple carry out
	t _{PHL}	4.5	_	_	40	_	50		
		6.0	_	_	34	_	43	=	
Pulse width	t _w	2.0	80	_	_	100	_	ns	
		4.5	16	_	_	20	_		
		6.0	14	_	_	17	_		
Setup time	t _{su}	2.0	100	_	_	125	_	ns	Data to Clock
		4.5	20	_	_	25	_		
		6.0	17	_	_	21	_	=	
	t _{su}	2.0	150	_	_	190	_	ns	Enable \overline{P} , \overline{T} to Clock
		4.5	30	_	_	38	_		
		6.0	26	_	_	33	_	=	
	t _{su}	2.0	150	_	_	190	_	ns	Loadk to Clock
		4.5	30	_	_	38	_	_	
		6.0	26	_	_	33	_	_	
	t _{su}	2.0	150	_	_	190	_	ns	U/D to Clock
		4.5	30	_	_	38	_	_	
		6.0	26	_	_	33	_	_	

AC Characteristics ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$) (cont)

	Symbol	V _{cc} (V)	Ta = 25°C			Ta = −40 to +85°C				
Item			Min	Тур	Max	Min	Max	Unit	Test Conditions	
Hold time	t _h	2.0	5	_	_	5	_	ns		
		4.5	5	_	_	5	_	_		
		6.0	5	_	_	5	_	_		
Output rise/fall	t _{TLH}	2.0	_	_	75	_	95	ns		
time	t_{THL}	4.5	_	5	15	_	19	_		
		6.0	_	_	13	_	16	=		
Input capacitance	Cin	_	_	5	10	_	10	pF		

Package Dimensions





Unit: mm 9.9 10.3 Max 3.95 1 11 11 11 11 8 1.27 *0.22 ± 0.03 0.20 ± 0.03 1.75 Max 6.10 + 0.10 1.08 0.635 Max °8 – °0 $0.60^{+0.67}_{-0.20}$ $^{*}0.42 \pm 0.08 \over 0.40 \pm 0.06$ 0.15 0.25 (M) Hitachi Code FP-16DN JEDEC Conforms *Dimension including the plating thickness EIAJ Conforms Base material dimension Mass (reference value) 0.15 g

Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

IITACHI

Semiconductor & Integrated Circuits. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL NorthAmerica http://semiconductor.hitachi.com/ http://www.hitachi-eu.com/hel/ecg Europe Asia http://sicapac.hitachi-asia.com Japan http://www.hitachi.co.jp/Sicd/indx.htm

For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive, San Jose, CA 95134 Tel: <1> (408) 433-1990 Germany

Hitachi Europe GmbH Electronic Components Group Dornacher Straße 3 D-85622 Feldkirchen, Munich Fax: <1>(408) 433-0223 Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00

Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead

Berkshire SL6 8YA, United Kingdom Tel: <886>-(2)-2718-3666 Tel: <44> (1628) 585000 Fax: <44> (1628) 585160

Hitachi Asia Ltd. Hitachi Tower 16 Collyer Quay #20-00, Singapore 049318 Tel: <65>-538-6533/538-8577 Fax: <65>-538-6933/538-3877 URL: http://www.hitachi.com.sg

Hitachi Asia Ltd. (Taipei Branch Office) 4/F, No. 167, Tun Hwa North Road, Hung-Kuo Building, Taipei (105), Taiwan

Fax: <886>-(2)-2718-8180 Telex: 23222 HAS-TP URL: http://www.hitachi.com.tw Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road Tsim Sha Tsui, Kowloon, Hong Kong

Tel: <852>-(2)-735-9218 Fax: <852>-(2)-730-0281 URL: http://www.hitachi.com.hk

Copyright @ Hitachi, Ltd., 2000. All rights reserved. Printed in Japan.

