

To all our customers

Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: <http://www.renesas.com>

Renesas Technology Corp.
Customer Support Dept.
April 1, 2003

Cautions

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (<http://www.renesas.com>).

4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

HD74LV161A

Synchronous 4-bit Binary Counter (Direct Clear)



ADE-205-264B (Z)

3rd. Edition
Jul. 2001

Description

The HD74LV161A is 4-bit binary counters. All flip flops are clocked simultaneously on the low to high to transition (positive edge) of the clock input waveform. These counters may be preset using the load input. Presetting of all four flip flops is synchronous to the rising edge of clock. When load is held low counting is disabled and the data on the A, B, C and D inputs is loaded into the counter on the rising edge clock. If the load input is taken high before the positive edge of clock the count operation will be unaffected.

Low-voltage and high-speed operation is suitable for the battery-powered products (e.g., notebook computers), and the low-power consumption extends the battery life.

Features


- $V_{CC} = 2.0\text{ V to }5.5\text{ V}$ operation
- All inputs $V_{IH}(\text{Max.}) = 5.5\text{ V}$ ($@V_{CC} = 0\text{ V to }5.5\text{ V}$)
- All outputs $V_O(\text{Max.}) = 5.5\text{ V}$ ($@V_{CC} = 0\text{ V}$)
- Typical V_{OL} ground bounce $< 0.8\text{ V}$ ($@V_{CC} = 3.3\text{ V}$, $T_a = 25^\circ\text{C}$)
- Typical V_{OH} undershoot $> 2.3\text{ V}$ ($@V_{CC} = 3.3\text{ V}$, $T_a = 25^\circ\text{C}$)
- Output current $\pm 6\text{ mA}$ ($@V_{CC} = 3.0\text{ V to }3.6\text{ V}$), $\pm 12\text{ mA}$ ($@V_{CC} = 4.5\text{ V to }5.5\text{ V}$)

Function Table

Inputs					Outputs			
CLR	LOAD	ENP	ENT	CLK	QA	QB	QC	QD
L	X	X	X	X	L	L	L	L
H	L	X	X	↑	A	B	C	D
H	H	X	L	↑	No change			
H	H	L	X	↑	No change			
H	H	H	H	↑	Count up			
H	X	X	X	↓	No change			

Note: H: High level
L: Low level
X: Immaterial
↑: Low to high transition
↓: High to low transition
A, B, C, D: Data input
Carry = ENT • QA • QB • QC • QD

Pin Arrangement



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage range	V_{CC}	−0.5 to 7.0	V	
Input voltage range* ¹	V_I	−0.5 to 7.0	V	H or L
Output voltage range* ^{1, 2}	V_O	−0.5 to $V_{CC} + 0.5$	V	Output: H or L
		−0.5 to 7.0		V_{CC} : OFF
Input clamp current	I_{IK}	−20	mA	$V_I < 0$
Output clamp current	I_{OK}	±50	mA	$V_O < 0$ or $V_O > V_{CC}$
Continuous output current	I_O	±25	mA	$V_O = 0$ to V_{CC}
Continuous current through V_{CC} or GND	I_{CC} or I_{GND}	±50	mA	
Maximum power dissipation at $T_a = 25^\circ\text{C}$ (in still air)* ³	P_T	785	mW	SOP
		500		TSSOP
Storage temperature	T_{stg}	−65 to 150	°C	

Notes: The absolute maximum ratings are values which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.


1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 5.5 V maximum.
3. The maximum package power dissipation was calculated using a junction temperature of 150°C.

Recommended Operating Conditions


Item	Symbol	Min	Max	Unit	Conditions
Supply voltage range	V_{CC}	2.0	5.5	V	
Input voltage range	V_I	0	5.5	V	
Output voltage range	V_O	0	V_{CC}	V	
Output current	I_{OH}	—	−50	μA	$V_{CC} = 2.0\text{ V}$
		—	−2	mA	$V_{CC} = 2.3\text{ to }2.7\text{ V}$
		—	−6		$V_{CC} = 3.0\text{ to }3.6\text{ V}$
		—	−12		$V_{CC} = 4.5\text{ to }5.5\text{ V}$
	I_{OL}	—	50	μA	$V_{CC} = 2.0\text{ V}$
		—	2	mA	$V_{CC} = 2.3\text{ to }2.7\text{ V}$
		—	6		$V_{CC} = 3.0\text{ to }3.6\text{ V}$
		—	12		$V_{CC} = 4.5\text{ to }5.5\text{ V}$
Input transition rise or fall rate	$\Delta t / \Delta v$	0	200	ns/V	$V_{CC} = 2.3\text{ to }2.7\text{ V}$
		0	100		$V_{CC} = 3.0\text{ to }3.6\text{ V}$
		0	20		$V_{CC} = 4.5\text{ to }5.5\text{ V}$
Operating free-air temperature	T_a	−40	85	$^{\circ}C$	

Note: Unused or floating inputs must be held high or low.

Logic Diagram



Timing Diagram



DC Electrical Characteristics

Ta = -40 to 85°C

Item	Symbol	V _{cc} (V)*	Min	Typ	Max	Unit	Test Conditions
Input voltage	V _{IH}	2.0	1.5	—	—	V	
		2.3 to 2.7	V _{cc} × 0.7	—	—		
		3.0 to 3.6	V _{cc} × 0.7	—	—		
		4.5 to 5.5	V _{cc} × 0.7	—	—		
	V _{IL}	2.0	—	—	0.5		
		2.3 to 2.7	—	—	V _{cc} × 0.3		
		3.0 to 3.6	—	—	V _{cc} × 0.3		
		4.5 to 5.5	—	—	V _{cc} × 0.3		
Output voltage	V _{OH}	Min to Max	V _{cc} - 0.1	—	—	V	I _{OL} = -50 μA
		2.3	2.0	—	—		I _{OL} = -2 mA
		3.0	2.48	—	—		I _{OL} = -6 mA
		4.5	3.8	—	—		I _{OL} = -12 mA
	V _{OL}	Min to Max	—	—	0.1		I _{OL} = 50 μA
		2.3	—	—	0.4		I _{OL} = 2 mA
		3.0	—	—	0.44		I _{OL} = 6 mA
		4.5	—	—	0.55		I _{OL} = 12 mA
Input current	I _{IN}	0 to 5.5	—	—	±1	μA	V _{IN} = 5.5 V or GND
Quiescent supply current	I _{CC}	5.5	—	—	20	μA	V _{IN} = V _{cc} or GND, I _O = 0
Output leakage current	I _{OFF}	0	—	—	5	μA	V _I or V _O = 0 V to 5.5 V
Input capacitance	C _{IN}	3.3	—	1.7	—	pF	V _I = V _{cc} or GND

Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.

Switching Characteristics

V_{CC} = 2.5 ± 0.2 V

Item	Symbol	Ta = 25°C			Ta = -40 to 85°C		Unit	Test Conditions	FROM (Input)	TO (Output)
		Min	Typ	Max	Min	Max				
Maximum clock frequency	fmax	50	90	—	40	—	MHz	C _L = 15 pF		
		30	60	—	25	—		C _L = 50 pF		
Propagation delay time	t _{PLH} /t _{PHL}	—	11.1	16.2	1.0	19.5	ns	C _L = 15 pF	CLK	Q
		—	14.3	19.2	1.0	22.5		C _L = 50 pF		
	t _{PLH} /t _{PHL}	—	11.5	17.0	1.0	20.5		C _L = 15 pF	CLK	Carry
		—	14.7	20.0	1.0	23.5		C _L = 50 pF		
	Count mode									
	t _{PLH} /t _{PHL}	—	13.8	20.6	1.0	24.5		C _L = 15 pF	CLK	Carry
		—	17.0	23.6	1.0	27.5		C _L = 50 pF		
	Load mode									
	t _{PLH} /t _{PHL}	—	10.3	15.7	1.0	19.0		C _L = 15 pF	ENT	Carry
		—	14.0	18.7	1.0	22.0		C _L = 50 pF		
	t _{PHL}	—	11.7	17.0	1.0	20.5		C _L = 15 pF	CLR	Q
		—	14.7	20.0	1.0	23.5		C _L = 50 pF		
	t _{PHL}	—	11.2	16.6	1.0	20.0		C _L = 15 pF	CLR	Carry
		—	14.4	19.6	1.0	23.0		C _L = 50 pF		
Setup time	t _{su}	7.5	—	—	8.5	—	ns		Data before CLK ↑	
		10.0	—	—	11.5	—			LOAD before CLK ↑	
		9.5	—	—	11.0	—			ENT, ENP before CLK ↑	
		4.5	—	—	4.5	—			CLR inactive before CLK ↑	
Hold time	t _h	1.5	—	—	1.5	—	ns			
Pulse width	t _w	7.0	—	—	7.0	—	ns		CLK H or L	
		7.0	—	—	7.0	—			CLR L	

Switching Characteristics (cont)

$$V_{CC} = 3.3 \pm 0.3 \text{ V}$$

Item	Symbol	Ta = 25°C			Ta = −40 to 85°C		Unit	Test Conditions	FROM (Input)	TO (Output)	
		Min	Typ	Max	Min	Max					
Maximum clock frequency	fmax	80	130	—	70	—	MHz	C _L = 15 pF			
		55	85	—	50	—		C _L = 50 pF			
Propa- gation delay time	t _{PLH} /t _{PHL}	—	8.3	12.8	1.0	15.0	ns	C _L = 15 pF	CLK	Q	
		—	10.8	16.3	1.0	18.5		C _L = 50 pF			
	t _{PLH} /t _{PHL}	—	8.7	13.6	1.0	16.0		C _L = 15 pF	CLK	Carry	
		Count mode	—	11.2	17.1	1.0		19.5	C _L = 50 pF		
	t _{PLH} /t _{PHL}	—	11.0	17.2	1.0	20.0		C _L = 15 pF	CLK	Carry	
		Load mode	—	13.5	20.7	1.0		23.5	C _L = 50 pF		
	t _{PLH} /t _{PHL}	—	7.5	12.3	1.0	14.5		C _L = 15 pF	ENT	Carry	
		—	10.5	15.8	1.0	18.0		C _L = 50 pF			
	t _{PHL}	—	8.9	13.6	1.0	16.0		C _L = 15 pF	CLR	Q	
		—	11.2	17.1	1.0	19.5		C _L = 50 pF			
	t _{PHL}	—	8.4	13.2	1.0	15.5		C _L = 15 pF	CLR	Carry	
		—	10.9	16.7	1.0	19.0		C _L = 50 pF			
	Setup time	t _{su}	5.5	—	—	6.5	—	ns		Data before CLK ↑	
			8.0	—	—	9.5	—		LOAD before CLK ↑		
7.5			—	—	9.0	—	ENT, ENP before CLK ↑				
2.5			—	—	2.5	—	CLR inactive before CLK ↑				
Hold time	t _h	1.0	—	—	1.0	—	ns				
Pulse width	t _w	5.0	—	—	5.0	—	ns		CLK H or L		
		5.0	—	—	5.0	—		CLR L			

Switching Characteristics (cont)

$$V_{CC} = 5.0 \pm 0.5 \text{ V}$$

		Ta = 25°C			Ta = −40 to 85°C						
Item	Symbol	Min	Typ	Max	Min	Max	Unit	Test Conditions	FROM (Input)	TO (Output)	
Maximum clock frequency	fmax	135	185	—	115	—	MHz	C _L = 15 pF			
		95	125	—	85	—		C _L = 50 pF			
Propagation delay time	t _{PLH} /t _{PHL}	—	4.9	8.1	1.0	9.5	ns	C _L = 15 pF	CLK	Q	
		—	8.7	10.1	1.0	11.5		C _L = 50 pF			
	t _{PLH} /t _{PHL}	—	4.9	8.1	1.0	9.5		C _L = 15 pF	CLK	Carry	
	Count mode	—	6.4	10.1	1.0	11.5		C _L = 50 pF			
	t _{PLH} /t _{PHL}	—	6.2	10.3	1.0	12.0		C _L = 15 pF	CLK	Carry	
	Load mode	—	7.7	12.3	1.0	14.0		C _L = 50 pF			
	t _{PLH} /t _{PHL}	—	4.9	8.1	1.0	9.5		C _L = 15 pF	ENT	Carry	
		—	6.4	10.1	1.0	11.5		C _L = 50 pF			
	t _{PHL}	—	5.5	9.0	1.0	10.5		C _L = 15 pF	CLR	Q	
		—	7.0	11.0	1.0	12.5		C _L = 50 pF			
	t _{PHL}	—	5.0	8.6	1.0	10.0		C _L = 15 pF	CLR	Carry	
		—	6.5	10.6	1.0	12.0		C _L = 50 pF			
	Setup time	t _{su}	4.5	—	—	4.5	—	ns		Data before CLK ↑	
			5.0	—	—	6.0	—			LOAD before CLK ↑	
5.0			—	—	6.0	—			ENT, ENP before CLK ↑		
1.5			—	—	1.5	—			CLR inactive before CLK ↑		
Hold time	t _h	1.0	—	—	1.0	—	ns				
Pulse width	t _w	5.0	—	—	5.0	—	ns		CLK H or L		
		5.0	—	—	5.0	—			CLR L		

Operating Characteristics

$C_L = 50 \text{ pF}$


Item	Symbol	$V_{CC} \text{ (V)}$	$T_a = 25^\circ\text{C}$			Unit	Test Conditions
			Min	Typ	Max		
Power dissipation capacitance	C_{PD}	3.3	—	17.0	—	pF	$f = 10 \text{ MHz}$
		5.0	—	20.4	—		

Noise Characteristics

$C_L = 50 \text{ pF}$

Item	Symbol	$V_{CC} \text{ (V)}$	$T_a = 25^\circ\text{C}$			Unit	Test Conditions
			Min	Typ	Max		
Quiet output, maximum dynamic V_{OL}	$V_{OL(P)}$	3.3	—	0.3	0.8	V	
Quiet output, minimum dynamic V_{OL}	$V_{OL(V)}$	3.3	—	−0.3	−0.8		
Quiet output, minimum dynamic V_{OH}	$V_{OH(V)}$	3.3	—	3.0	—		
High-level dynamic input voltage	$V_{IH(D)}$	3.3	2.31	—	—		
Low-level dynamic input voltage	$V_{IL(D)}$	3.3	—	—	0.99		


Test Circuit




Note: 1. C_L includes the probe and jig capacitance.

Waveform

Waveform – 1




Waveform – 2




Waveform – 3

Count enable mode



Waveform – 4


Clear mode





The diagram illustrates a cascaded counter circuit using three 4-bit counters. Each counter has inputs LD, A, B, C, D and outputs QA, QB, QC, QD. The counters are connected in a chain where the CARRY output of one counter is connected to the LD input of the next counter. The first counter's LD is connected to H (COUNT) and L (DISABLE). The second and third counters' LD inputs are connected to the CARRY output of the first counter. The CARRY output of the third counter is connected to the next stages. The CLR input of each counter is connected to the CLR signal. The CLK input of each counter is connected to the CLK signal. The outputs of the counters are grouped into INPUTS and OUTPUTS. The CARRY output of the third counter is connected to the next stages.

Package Dimensions

As of July, 2001
Unit: mm





*Pd plating



Hitachi Code	FP-16DAV
JEDEC	—
JEITA	Conforms
Mass (reference value)	0.24 g



As of July, 2001
Unit: mm



*Pd plating

Hitachi Code	FP-16DNV
JEDEC	Conforms
JEITA	Conforms
Mass (reference value)	0.15 g

As of July, 2001
Unit: mm



*Dimension including the plating thickness
Base material dimension

Hitachi Code	TTP-16DA
JEDEC	—
JEITA	—
Mass (reference value)	0.05 g

Disclaimer

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as in aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safe devices, so that the equipment incorporating the Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

Sales Offices

HITACHI

Hitachi, Ltd.

Semiconductor & Integrated Circuits.

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL North America : <http://semiconductor.hitachi.com/>
 Europe : <http://www.hitachi-eu.com/hel/ecg>
 Asia : <http://sicapac.hitachi-asia.com>
 Japan : <http://www.hitachi.co.jp/Sicd/indx.htm>

For further information write to:

Hitachi Semiconductor
(America) Inc.
179 East Tasman Drive,
San Jose, CA 95134
Tel: <1> (408) 433-1990
Fax: <1> (408) 433-0223

Hitachi Europe GmbH
Electronic Components Group
Dornacher Straße 3
D-85622 Feldkirchen, Munich
Germany
Tel: <49> (89) 9 9180-0
Fax: <49> (89) 9 29 30 00

Hitachi Europe Ltd.
Electronic Components Group.
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA, United Kingdom
Tel: <44> (1628) 585000
Fax: <44> (1628) 585160

Hitachi Asia Ltd.
Hitachi Tower
16 Collyer Quay #20-00,
Singapore 049318
Tel : <65>-538-6533/538-8577
Fax : <65>-538-6933/538-3877
URL : <http://www.hitachi.com.sg>

Hitachi Asia Ltd.
(Taipei Branch Office)
4/F, No. 167, Tun Hwa North Road,
Hung-Kuo Building,
Taipei (105), Taiwan
Tel : <886>-(2)-2718-3666
Fax : <886>-(2)-2718-8180
Telex : 23222 HAS-TP
URL : <http://www.hitachi.com.tw>

Hitachi Asia (Hong Kong) Ltd.
Group III (Electronic Components)
7/F., North Tower,
World Finance Centre,
Harbour City, Canton Road
Tsim Sha Tsui, Kowloon,
Hong Kong
Tel : <852>-(2)-735-9218
Fax : <852>-(2)-730-0281
URL : <http://www.hitachi.com.hk>

Copyright © Hitachi, Ltd., 2001. All rights reserved. Printed in Japan.
Colophon 2.0