

To all our customers

---

## **Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.**

---

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: <http://www.renesas.com>

Renesas Technology Corp.  
Customer Support Dept.  
April 1, 2003

## Cautions

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (<http://www.renesas.com>).

4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

# HD74CDCV852

## 2.5 V PLL Clock Buffer for DDR Application



ADE-205-675C (Z)

Rev.3  
Dec. 2002

### Description

The HD74CDCV852 is a high-performance, low-skew, low-jitter, PLL clock buffer. It is specifically designed for use with DDR (Double Data Rate) system board application.

### Features

- Designed for DDR PC mother board clock buffering
- Supports 60 MHz to 170 MHz operation range
- Distributes 1 to 6 differential clock outputs pairs
- Spread spectrum clock compatible
- External feedback pin (FBIN) are used to synchronize the outputs to the clock input
- Supports 2.5 V analog supply voltage (AVDD), and 2.5 V VDD
- 28pin SSOP package
- Support output enable by I<sup>2</sup>C<sup>TM</sup> programming
- Ordering Information

Part Name	Package Type	Package Code	Package Abbreviation	Taping Abbreviation (Quantity)
HD74CDCV852SSEL	SSOP-48 pin	—	SS	EL (1,000 pcs / Reel)

Note: Please consult the sales office for the above package availability.

Note: I<sup>2</sup>C is a trademark of Philips Corporation.

Key Specifications

- Supply voltages : VDD = AVDD = 2.5 V±0.2 V
- Output clock cycle to cycle jitter = ±75 ps
- Output clock pin to pin skew = 100 ps max

Function Table


Inputs		Outputs <sup>*1</sup>			
AVDD	CLK	Yn	$\overline{Yn}$	FBOUT	PLL
GND	L	L	H	L	Bypass / Off
GND	H	H	L	H	Bypass / Off
2.5 V (typ.)	L	L	H	L	Running
2.5 V (typ.)	H	H	L	H	Running

H : High level

L : Low level

Notes: 1. Differential clock pairs (Y [0:5],  $\overline{Y[0:5]}$ ) can be set to high impedance state via the I<sup>2</sup>C register.

Pin Arrangement




(Top view)

## Pin Functions

Pin name	No.	Type	Description
AGND	11	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.
AVDD	10	Power	Analog power supply. AVDD provides the power reference for the analog circuitry. In addition, AVDD can be used to bypass the PLL for test purposes. When AVDD is strapped to ground, PLL is bypassed and CLK is buffered directly to the device outputs.
CLKIN	8	Input	Clock input. CLKIN provides the clock signal to be distributed by the HD74CDCV852 clock buffer. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.
FBIN	20	Input	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLKIN and FBIN so that there is nominally zero phase error between CLKIN and FBIN.
FBOUT	19	Output	Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK. When externally wired to FBIN, FBOUT completes the feedback loop of the PLL.
SDATA	22	Input	Data input for I <sup>2</sup> C logic. Integrated resistor pulls up this pin. (120 kΩ typ)
SCLK	7	Input	Clock input for I <sup>2</sup> C logic. Integrated resistor pulls up this pin. (120 kΩ typ)
GND	6, 15, 28	Ground	Ground
VDD	3, 12, 23	Power	Power supply
Y	2, 4, 13, 17, 24, 26	Output	Clock outputs. (+Clock) These outputs provide low-skew copies of CLK.
$\bar{Y}$	1, 5, 14, 16, 25, 27	Output	Bar clock outputs. (–Clock) These outputs provide low-skew copies of CLK.
NC	9, 18, 21	NC	Don't connect any VDD or GND.

Block Diagram



I<sup>2</sup>C Controlled Register Bit Map

The I<sup>2</sup>C controlled register bytes are used to control the output clock pairs. The output pairs are enabled after power-up. During normal operation, the clock pairs can be disable (High impedance) or enable (running) by writing the corresponding Bit in I<sup>2</sup>C control bytes in the following table.

Byte0 Reserved Register

Bit	Description	Contents	Default
7	(Reserved Bit)		1
6	(Reserved Bit)		1
5	(Reserved Bit)		1
4	(Reserved Bit)		1
3	(Reserved Bit)		1
2	(Reserved Bit)		1
1	(Reserved Bit)		1
0	(Reserved Bit)		1

Byte1 Reserved Register

Bit	Description	Contents	Default
7	(Reserved Bit)		1
6	(Reserved Bit)		1
5	(Reserved Bit)		1
4	(Reserved Bit)		1
3	(Reserved Bit)		1
2	(Reserved Bit)		1
1	(Reserved Bit)		1
0	(Reserved Bit)		1



I<sup>2</sup>C Controlled Register Bit Map (cont.)

Byte2 Reserved Register

Bit	Description	Contents	Default
7	(Reserved Bit)		1
6	(Reserved Bit)		1
5	(Reserved Bit)		1
4	(Reserved Bit)		1
3	(Reserved Bit)		1
2	(Reserved Bit)		1
1	(Reserved Bit)		1
0	(Reserved Bit)		1

Byte3 Reserved Register

Bit	Description	Contents	Default
7	(Reserved Bit)		1
6	(Reserved Bit)		1
5	(Reserved Bit)		1
4	(Reserved Bit)		1
3	(Reserved Bit)		1
2	(Reserved Bit)		1
1	(Reserved Bit)		1
0	(Reserved Bit)		1

I<sup>2</sup>C Controlled Register Bit Map (cont.)

Byte4 Reserved Register

Bit	Description	Contents	Default
7	(Reserved Bit)		1
6	(Reserved Bit)		1
5	(Reserved Bit)		1
4	(Reserved Bit)		1
3	(Reserved Bit)		1
2	(Reserved Bit)		1
1	(Reserved Bit)		1
0	(Reserved Bit)		1

Byte5 DDR Clock Out Control Register

Bit	Description	Contents	Default
7	Clock enable control Bit (Y0)	0 = Yn differential clock out pair will be High impedance (output disable)	1
6	Clock enable control Bit (Y1)	1 = Yn differential clock out pair will be enabled	1
5	(Reserved Bit)	All outputs are enabled at power-on.	1
4	(Reserved Bit)		1
3	Clock enable control Bit (Y2)		1
2	Clock enable control Bit (Y3)		1
1	(Reserved Bit)		1
0	(Reserved Bit)		1

I<sup>2</sup>C Controlled Register Bit Map (cont.)

Byte6 DDR Clock Out Control Register

Bit	Description	Contents	Default
7	(Reserved Bit)		0
6	(Reserved Bit)		0
5	(Reserved Bit)		0
4	(Reserved Bit)	0 = Yn differential clock out pair will be High impedance (output disable)	1
3	Clock enable control Bit (Y4)	1 = Yn differential clock out pair will be enabled	1
2	(Reserved Bit)	All outputs are enabled at power-on.	1
1	Clock enable control Bit (Y5)		1
0	(Reserved Bit)		1

Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	VDD	−0.5 to 3.6	V	
Input voltage	V <sub>IS</sub>	−0.5 to 5.5	V	SCLK, SDATA
	V <sub>IC</sub>	−0.5 to 3.6	V	CLKIN
	V <sub>I</sub>	−0.5 to VDD+0.5	V	
Output voltage <sup>*1</sup>	V <sub>O</sub>	−0.5 to VDD+0.5	V	
Input clamp current	I <sub>IK</sub>	−50	mA	V <sub>I</sub> < 0
Output clamp current	I <sub>OK</sub>	−50	mA	V <sub>O</sub> < 0
Continuous output current	I <sub>O</sub>	±50	mA	V <sub>O</sub> = 0 to VDD
Maximum power dissipation at Ta = 55°C (in still air)		0.7	W	
Storage temperature	T <sub>stg</sub>	−65 to +150	°C	

Notes: Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

- 1. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

Recommended Operating Conditions

Item	Symbol	Min	Typ	Max	Unit	Conditions
Supply voltage	AVDD	2.3	2.5	2.7	V	
Output supply voltage	VDD	2.3	2.5	2.7	V	
DC input signal voltage		−0.3	—	VDD+0.3	V	All pins
High level input voltage	V <sub>IH</sub>	0.7×VDDI	—	—	V	SCLK, SDATA
Low level input voltage	V <sub>IL</sub>	−0.3	—	0.3×VDDI	V	SCLK, SDATA
High level input voltage	V <sub>IHCLK</sub>	1.7	—	3.6	V	CLKIN
	V <sub>IHFBI</sub>	1.7	—	VDD+0.3	V	FBIN
Low level input voltage	V <sub>IL</sub>	−0.3	—	0.7	V	CLKIN, FBIN
Output differential cross point voltage	V <sub>OX</sub>	0.5×VDD −0.2	—	0.5×VDD +0.2	V	
Output current	I <sub>OH</sub>	—	—	−12	mA	
	I <sub>OL</sub>	—	—	12	mA	
Input clock slew rate	SR	1	—	—	V/ns	
Operating temperature	Ta	0	—	70	°C	

Note: Unused inputs must be held high or low to prevent them from floating.

## Electrical Characteristics

Item	Symbol	Min	Typ <sup>*1</sup>	Max	Unit	Test Conditions
Input clamp voltage (All inputs)	$V_{IK}$	—	—	−1.2	V	$I_I = -18\text{ mA}$ , $V_{DD} = 2.3\text{ V}$
Output voltage	$V_{OH}$	$V_{DD}-0.2$	—	—	V	$I_{OH} = -100\text{ }\mu\text{A}$ , $V_{DD} = 2.3\text{ to }2.7\text{ V}$
		1.7	—	$V_{DD}$		$I_{OH} = -12\text{ mA}$ , $V_{DD} = 2.3\text{ V}$
	$V_{OL}$	—	—	0.2		$I_{OL} = 100\text{ }\mu\text{A}$ , $V_{DD} = 2.3\text{ to }2.7\text{ V}$
		—	—	0.6		$I_{OL} = 12\text{ mA}$ , $V_{DD} = 2.3\text{ V}$
Input current	$I_I$	−10	—	10	$\mu\text{A}$	$V_I = 0\text{ V}$ or $2.7\text{ V}$ , $V_{DD} = 2.7\text{ V}$ , CLKIN, FBIN
Analog supply current	$A I_{CC}$	—	—	12	mA	$V_{DD} = AV_{DD} = 2.7\text{ V}$ , 170 MHz
Dynamic supply current	$D I_{CC}$	—	250	300	mA	$V_{DD} = AV_{DD} = 2.7\text{ V}$ , 170 MHz All $Y_n$ , $\overline{Y}_n$ , = open
Input capacitance	$C_I$	2.5	—	3.5	pF	CLKIN and FBIN
Delta input capacitance	$C_{Di}$	−0.25	—	0.25	pF	

Notes: 1. For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions.

Switching Characteristics

Ta = 25°C, VDD = AVDD = 2.5V

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Period jitter	t <sub>PER</sub>	—	75	—	ps	<sup>*7, 8</sup>
Half period jitter	t <sub>HPER</sub>	—	100	—	ps	<sup>*8</sup>
Cycle to cycle jitter	t <sub>CC</sub>	—	75	—	ps	
Static phase offset	t <sub>sPE</sub>	—	120	—	ps	<sup>*4, 5</sup>
Output clock skew	t <sub>sk</sub>	—	100	—	ps	
Operating clock frequency	f <sub>CLK(O)</sub>	60	—	170	MHz	<sup>*1, 2</sup>
Application clock frequency	f <sub>CLK(A)</sub>	95	133	170	MHz	<sup>*1, 3</sup>
Slew rate		1.0	—	2.0	V/ns	20% to 80%
Stabilization time		—	—	0.1	ms	<sup>*6</sup>

Notes: Target of design, Not 100% tested in production.

1. The PLL must be able to handle spread spectrum induced skew. (the specification for this frequency modulation can be found in the latest Intel PC100 Registered DIMM specification)
2. Operating clock frequency indicates a range over which the PLL must be able to lock, but in which it is not required to meet the other timing parameters. (Used for low speed system debug.)
3. Application clock frequency indicates a range over which the PLL must meet all timing parameters.
4. Assumes equal wire length and loading on the clock output and feedback path.
5. Static phase offset does not include jitter.
6. Stabilization time is the time required for the integrated PLL circuit to obtain phase lock of it's feedback signal to it's reference signal after power on.
7. Period jitter defines the largest variation in clock period, around a nominal clock period.
8. Period jitter and half period jitter are separate specifications that must be met independently of each other.

## DC Electrical Characteristics / I<sup>2</sup>C Serial Input Port

T<sub>a</sub> = 0 to 70°C, VDDI = 3.3 V±0.3 V or VDDI = 2.5 V±0.2 V

Item	Symbol	Min	Typ <sup>1</sup>	Max	Unit	Test Conditions
Input low voltage	V <sub>IL</sub>	—	—	0.8	V	
Input high voltage	V <sub>IH</sub>	2.0	—	—	V	
Input current	I <sub>I</sub>	−50	—	10	μA	V <sub>I</sub> = 0 V or 3.6 V, VDD = 3.6 V
Input capacitance	C <sub>I</sub>	—	—	10	pF	SDATA & SCLK


Note: 1. For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions.

Target of design, not 100% tested in production.

## AC Electrical Characteristics / I<sup>2</sup>C Serial Input Port

Item	Symbol	Min	Typ	Max	Unit	Test Conditions	Notes
SCLK frequency	F <sub>SCLK</sub>	—	—	100	kHz	Normal mode	
Start hold time	t <sub>STHD</sub>	4.0	—	—	μs		
SCLK low time	t <sub>LOW</sub>	4.7	—	—	μs		
SCLK high time	t <sub>HIGH</sub>	4.0	—	—	μs		
Data setup time	t <sub>DSU</sub>	250	—	—	ns		
Data hold time	t <sub>DHD</sub>	0	—	—	ns		
Rise time	t <sub>r</sub>	—	—	1000	ns	SDATA & SCLK	0.8 V to 2.0 V
Fall time	t <sub>f</sub>	—	—	300	ns	SDATA & SCLK	2.0 V to 0.8 V
Stop setup time	t <sub>STSU</sub>	4.0	—	—	μs		
Bus free time between stop & start condition	t <sub>SPF</sub>	4.7	—	—	μs		

Note: Target of design, not 100% tested in production.



Note: 1. SDRAM Cin 3.5 pF × 4

Figure 1 Clock outputs test circuit




Figure 2 Cycle to cycle jitter





Figure 3 Output clock skew (Differential clock output)



## Package Dimensions

- SSOP-28

Unit : mm


$$\frac{\text{Dimension including the plating thickness}}{\text{Base material dimension}}$$

**Disclaimer**

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

**Sales Offices**

---

---

# HITACHI

**Hitachi, Ltd.**

Semiconductor & Integrated Circuits  
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan  
Tel: (03) 3270-2111 Fax: (03) 3270-5109

URL <http://www.hitachisemiconductor.com/>

**For further information write to:**

Hitachi Semiconductor (America) Inc.  
179 East Tasman Drive  
San Jose, CA 95134  
Tel: <1> (408) 433-1990  
Fax: <1> (408) 433-0223

Hitachi Europe Ltd.  
Electronic Components Group  
Whitebrook Park  
Lower Cookham Road  
Maidenhead  
Berkshire SL6 8YA, United Kingdom  
Tel: <44> (1628) 585000  
Fax: <44> (1628) 778322

Hitachi Europe GmbH  
Electronic Components Group  
Dornacher Str 3  
D-85622 Feldkirchen  
Postfach 201, D-85619 Feldkirchen  
Germany  
Tel: <49> (89) 9 9180-0  
Fax: <49> (89) 9 29 30 00

Hitachi Asia Ltd.  
Hitachi Tower  
16 Collyer Quay #20-00  
Singapore 049318  
Tel: <65>-6538-6533/6538-8577  
Fax: <65>-6538-6933/6538-3877  
URL: <http://semiconductor.hitachi.com.sg>

Hitachi Asia Ltd.  
(Taipei Branch Office)  
4/F, No. 167, Tun Hwa North Road  
Hung-Kuo Building  
Taipei (105), Taiwan  
Tel: <886>-(2)-2718-3666  
Fax: <886>-(2)-2718-8180  
Telex: 23222 HAS-TP  
URL: <http://semiconductor.hitachi.com.tw>

Hitachi Asia (Hong Kong) Ltd.  
Group III (Electronic Components)  
7/F., North Tower  
World Finance Centre,  
Harbour City, Canton Road  
Tsim Sha Tsui, Kowloon Hong Kong  
Tel: <852>-2735-9218  
Fax: <852>-2730-0281  
URL: <http://semiconductor.hitachi.com.hk>

Copyright © Hitachi, Ltd., 2002. All rights reserved. Printed in Japan.  
Colophon 7.0