Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: http://www.renesas.com

Renesas Technology Corp. Customer Support Dept. April 1, 2003



Cautions

Keep safety first in your circuit designs!

Renesas Technology Corporation puts the maximum effort into making semiconductor products better
and more reliable, but there is always the possibility that trouble may occur with them. Trouble with
semiconductors may lead to personal injury, fire or property damage.
 Remember to give due consideration to safety when making your circuit designs, with appropriate
measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or
(iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
 - The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
 - Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 - Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

Switching Regulator for Chopper Type DC/DC Converter



ADE-204-019A (Z)

Rev.1 Dec. 2000

Description

HA16116FP/FPJ and HA16121FP/FPJ are dual-channel PWM switching regulator controller ICs for use in chopper-type DC/DC converters.

This IC series incorporates totem pole gate drive circuits to allow direct driving of a power MOS FET. The output logic is preset for booster, step-down, or inverting control in a DC/DC converter. This logic assumes use of an N-channel power MOS FET for booster control, and a P-channel power MOS FET for step-down or inverting control.

HA16116 includes a built-in logic circuit for step-down control only, and one for use in both step-down and inverting control. HA16121 has a logic circuit for booster control only and one for both step-down and inverting control.

Both ICs have a pulse-by-pulse current limiter, which limits PWM pulse width per pulse as a means of protecting against overcurrent, and which uses an on/off timer for intermittent operation. Unlike conventional methods that use a latch timer for shutdown, when the pulse-by-pulse current limiter continues operation beyond the time set in the timer, the IC is made to operate intermittently (flickering operation), resulting in sharp vertical setting characteristics. When the overcurrent condition subsides, the output is automatically restored to normal.

The dual control circuits in the IC output identical triangle waveforms, for completely synchronous configuring a compact, high efficiency dual-channel DC/DC converter, with fewer external components than were necessary previously.

Functions

- 2.5 V reference voltage (Vref) regulator
- Triangle wave form oscillator
- Dual overcurrent detector
- Dual totem pole output driver
- UVL (under voltage lock out) system
- Dual error amplifier
- Vref overvoltage detector
- Dual PWM comparator

Features

- Wide operating supply voltage range* (3.9 V to 40.0 V)
- Wide operating frequency range (600 kHz maximum operation)
- Direct power MOS FET driving (output current ±1 A peak in maximum rating)
- Pulse-by-pulse overcurrent protection circuit with intermittent operation function (When overcurrent state continues beyond time set in timer, the IC operates intermittently to prevent excessive output current.)
- Grounding the ON/ $\overline{\text{OFF}}$ pin turns the IC off, saving power dissipation. (HA16116: I_{OFF} = 10 μ A max.; HA16121: I_{OFF} = 150 μ A max.)
- Built-in UVL circuit (UVL voltage can be varied with external resistance.)
- Built-in soft start and quick shutoff functions


Note: The reference voltage 2.5 V is under the condition of $V_{N} \ge 4.5 \text{ V}$.

Ordering Information

Hitachi Control ICs for Chopper-Type DC/DC Converters

	Product	Channel	Control Functions				Overcurrent	
Channels	Number	No.	Step-Up	Step-Down	Inverting	Output Circuits	Protection	
Dual	HA17451	Ch 1	О	О	О	Open collector	SCP with timer (latch)	
		Ch 2	О	О	О			
Single	HA16114	_	_	О	О	Totem pole	Pulse-by-pulse current limiter and intermittent operation by on/off timer	
	HA16120	_	О	_	_	power MOS FET		
Dual	HA16116	Ch 1	_	О	О	- driver		
		Ch 2	_	О	_	•	,	
	HA16121	Ch 1	_	О	О			
		Ch 2	0	_	_			

Pin Arrangement




Pin Functions

Symbol	Function	
S.GND	Signal circuitry*1 ground	
C _T	Timing capacitance (triangle wave oscillator output)	
R _T	Timing resistance (for bias current synchronization)	
IN(+)1	Error amp. noninverting input (1)	Channel 1
IN(-)1	Error amp. inverting input (1)	-
E/O1	Error amp. output (1)	-
DB1	Dead band timer off period adjustment input (1)	-
CL1	Overcurrent detection input (1)	-
OUT1	PWM pulse output (1)	-
P.GND	Output stage*1 ground	
P.V _{IN}	Output stage*1 power supply input	
OUT2	PWM pulse output (2)	Channel 2
CL2	Overcurrent detection input (2)	-
DB2	Dead band timer off period adjustment input (2)	_
E/O2	Error amp. output (2)	_
IN(-)2	Error amp. inverting input (2)*2	-
ON/OFF	IC on/off switch input (off when grounded)	
TIM	Setting of intermittent operation timing when overcurrent is detected (collector input of timer transistor)	ed
Vref	2.5 V reference voltage output	
S.V _{IN}	Signal circuitry*1 power supply input	
	S.GND C _T R _T IN(+)1 IN(-)1 E/O1 DB1 CL1 OUT1 P.GND P.V _{IN} OUT2 CL2 DB2 E/O2 IN(-)2 ON/OFF TIM	S.GND Signal circuitry*¹ ground C _T Timing capacitance (triangle wave oscillator output) R _T Timing resistance (for bias current synchronization) IN(+)1 Error amp. noninverting input (1) IN(-)1 Error amp. inverting input (1) E/O1 Error amp. output (1) DB1 Dead band timer off period adjustment input (1) CL1 Overcurrent detection input (1) OUT1 PWM pulse output (1) P.GND Output stage*¹ ground P.V _{IN} Output stage*¹ power supply input OUT2 PWM pulse output (2) CL2 Overcurrent detection input (2) DB2 Dead band timer off period adjustment input (2) E/O2 Error amp. output (2) IN(-)2 Error amp. inverting input (2)*² ON/OFF IC on/off switch input (off when grounded) TIM Setting of intermittent operation timing when overcurrent is detected (collector input of timer transistor) Vref 2.5 V reference voltage output


Notes: 1. Here "output stage" refers to the power MOS FET driver circuits, and "signal circuitry" refers to all other circuits on the IC. Note that this IC is not protected against reverse insertion, which can cause breakdown of the IC between V_{IN} and GND. Be careful to insert the IC correctly.

2. Noninverting input of the channel 2 error amp is connected internally to Vref.

Block Diagram




Function and Timing Chart



Determining External Component Constants (pin usage)

Constant settings are explained for the following items.



1. Oscillator Frequency (f_{osc}) Setting

Figure 1.1 shows an equivalent circuit for the triangle wave oscillator.




Figure 1.1 Equivalent Circuit for the Triangle Wave Oscillator

The triangle wave is a voltage waveform used as a reference in creating a PWM pulse. This block operates according to the following principles. A constant current I_o , determined by an external timing resistor $R_{\scriptscriptstyle T}$, is made to flow continuously to external timing capacitor $C_{\scriptscriptstyle T}$. When the $C_{\scriptscriptstyle T}$ pin voltage exceeds the comparator threshold voltage $V_{\scriptscriptstyle H}$, the comparator output causes a switch to operate, discharging a current I_o from $C_{\scriptscriptstyle T}$. Next, when the $C_{\scriptscriptstyle T}$ pin voltage drops below threshold voltage $V_{\scriptscriptstyle L}$, the comparator output again causes the switch to operate, stopping the I_o discharge. The triangle wave is generated by this repeated operation.

Note that $I_o = 1.1 \text{ V/R}_T$. Since the I_o current mirror circuit has a very limited current producing ability, R_T should be set to $\geq 5 \text{ k}\Omega$ ($I_o \geq 220 \text{ }\mu\text{A}$).

With this IC series, V_H and V_L of the triangle wave are fixed internally at about 1.6 V and 1.0 V by the internal resistors R_A , R_B , and R_C . The oscillator frequency can be calculated as follows.

$$\begin{split} f_{OSC} &= \frac{1}{t_1 + t_2 + t_3} \\ Here, \\ t_1 &= \frac{C_T \cdot (V_H - V_L)}{1.1 \, V/R_T} \, = \, \frac{C_T \, R_T \cdot (V_H - V_L)}{1.1 \, V} \\ t_2 &= \frac{C_T \cdot (V_H - V_L)}{(2-1) \times 1.1 \, V/R_T} \, = \, \frac{C_T \, R_T \cdot (V_H - V_L)}{1.1 \, V} \, = \, t_1 \\ V_H - V_L &= 0.6 \, V \\ t_1 &= t_2 = \frac{0.6}{1.1} \, C_T \, R_T \\ t_3 &\approx 0.8 \, \mu s \, \, \, (\text{comparator delay time in the oscillator}) \\ Accordingly, \\ f_{OSC} &\approx \frac{1}{2t_1 + t_3} \, \approx \, \frac{1}{1.1 \, C_T \, R_T + 0.8 \, \mu s} \, \, [\text{Hz}] \end{split}$$

Note that the value of f_{osc} may differ slightly from the above calculation depending on the amount of delay in the comparator circuit. Also, at high frequencies this comparator delay can cause triangle wave overshoot or undershoot, skewing the dead band threshold. Confirm the actual value in implementation and adjust the constants accordingly.

2. DC/DC Converter Output Voltage Setting and Error Amp Usage

2.1 Positive Voltage Booster $(V_o > V_{IN})$ or Step-Down $(V_{IN} > V_o > Vref)$

Use
$$V_0 = \frac{R_1 + R_2}{R_2} \cdot Vref (V)$$

Booster output is possible only at channel 2 of HA16121. For step-down output, both channels of HA16116 or channel 1 of HA16121 are used.




Figure 2.1

2.2 Negative Voltage ($V_o < Vref$) for Inverting Output

Use
$$V_0 = -Vref \cdot \left(\frac{R_1}{R_1 + R_2} \cdot \frac{R_3 + R_4}{R_3} - 1 \right)$$
 (V)

Channel 1 is used for inverting output on both ICs.




Figure 2.2 Inverting Output

2.3 Error Amplifier

Figure 2.3 shows an equivalent circuit of the error amplifier. The error amplifier on these ICs is configured of a simple NPN transistor differential input amplifier and the output circuit of a constant-current driver.

This amplifier features wide bandwidth ($f_T = 4 \text{ MHz}$) with open loop gain kept to 50 dB, allowing stable feedback to be applied when the power supply is designed. Phase compensation is also easy.

Both HA16116 and HA16121 have a noninverting input (IN(+)) pin, in order to allow use of the channel 1 error amplifier for inverting control. The channel 2 error amplifier, on the other hand, is used for step-down control in HA16116 and booster control in HA16121; so the channel 2 noninverting input is connected internally to Vref.




Figure 2.3 Error Amplifier Equivalent Circuit

3. Dead Band (DB) Duty and Soft Start Setting (common to both channels)

3.1 Dead Band Duty Setting

Dead band duty is set by adjusting the DB pin input voltage (V_{DB}). A convenient means of doing this is to connect two external resistors to the Vref of this IC so as to divide V_{DB} (see figure 3.1).

$$V_{DB} = Vref \times \frac{R_2}{R_1 + R_2} \quad (V)$$

$$Duty (DB) = \frac{V_{TH} - V_{DB}}{V_{TH} - V_{TL}} \times 100 \text{ (%)} \cdots \text{ This applies when } V_{DB} > V_{TL}.$$

$$If V_{DB} < V_{TL}, \text{ there is no PWM output.}$$

$$Here, T = \frac{1}{f_{OSC}}$$

$$V = 1.6 \text{ V (Typ)}$$

Note: V_{TH} : 1.6 V (Typ) V_{TI} : 1.0 V (Typ)

Vref is typically 2.5 V. Select R_1 and R_2 so that 1.0 V $\leq V_{DB} \leq$ 1.6 V.




Figure 3.1 Dead Band Duty Setting

3.2 Soft Start (SST) Setting (each channel)

When the power is turned on, the soft start function gradually raises V_{DB} (refer to section 3.1), and the PWM output pulse width gradually widens. This function is realized by adding a capacitor C_{ST} to the DB pin. The function is realized as follows.

In the figure 3.2, the DB pin is clamped internally at approximately 0.8 V, which is 0.2 V lower than the triangle wave $V_{TL} = 1.0 \text{ V}$ typ.

 $t_{\scriptscriptstyle \Delta}$: Standby time until PWM pulse starts widening.

t_s: Time during which SST is in effect.

During soft start, the DB pin voltage in the figure below is as expressed in the following equation.

$$\begin{split} &V_{SST} = V_{DB} \cdot \left(1 - e^{\frac{-t - t_{0.8}}{T}}\right), \quad t_{SST} = t_A + t_B \\ &\text{Here,} \\ &t_{0.8} = -T \text{ In } \left(1 - \frac{0.8}{V_{DB}}\right), \quad T = C_{ST} \cdot (R_1 /\!/ R_2) \end{split}$$

How to select values: If the soft start time t_{SST} is too short, the DC/DC converter output voltage will tend to overshoot. To prevent this, set t_{SST} to a few tens of ms or above.

Rev.1, Dec. 2000, page 11 of 11




Figure 3.2 Soft Start (SST) Setting

4. Totem Pole Output Stage Circuit and Power MOS FET Driving Method

The output stage of this IC series is configured of totem pole circuits, allowing direct connection to a power MOS FET as an external switching device, so long as V_{N} is below the gate breakdown voltage.

If there is a possibility that V_{IN} will exceed the gate breakdown voltage of the power MOS FET, a Zener diode circuit like that shown figure 4.1 or other protective measures should be used. The figure 4.1 shows an example using a P-channel power MOS FET.




Figure 4.1 P-channel Power MOS FET (example)

5. Vref Undervoltage Error Prevention (UVL) and Overvoltage Protection (OVP) Functions

5.1 Operation Principles

The reference voltage circuit is equipped with UVL and OVP functions.

• UVL

In normal operation the Vref output voltage is fixed at 2.5 V. If $V_{\rm IN}$ is lower than normal, the UVL circuit detects the Vref output voltage with a hysteresis of 1.7 V and 2.0 V, and shuts off the PWM output if Vref falls below this level, in order to prevent malfunction.

OVP

The OVP circuit protects the IC from inadvertent application of a high voltage from outside, such as if V_{IN} is shorted. A Zener diode (5.6 V) and resistor are used between Vref and GND for overvoltage detection. PWM output is shut off if Vref exceeds approximately 7.0 V.

Note that the PWM output pulse logic and the precision of the switching regulator output voltage are not guaranteed at an applied voltage of 2.5 V to 7 V.

5.2 Quick Shutoff

When the UVL circuit goes into operation, a sink transistor is switched on as in the figure below, drawing off the excess current. This transistor also functions when the IC is turned off, drawing off current from the C_T , E/O, and DB pins and enabling quick shutoff.




Figure 5.1 Quick Shutoff

6. Setting of Intermittent Operation Timing when Overcurrent is Detected

6.1 Operation Principles

The current limiter on this IC detects overcurrent in each output pulse, providing pulse-by-pulse overcurrent protection by limiting pulse output whenever an overcurrent is detected. If the overcurrent state continues, the TIM pin and ON/OFF pin can be used to operate the IC intermittently. As a result, a power supply with sharp vertical characteristics can be configured.

The ON/ \overline{OFF} timing for intermittent operation makes use of the hysteresis in the ON/ \overline{OFF} pin threshold voltage V_{ON} and V_{OFF} , such that $V_{ON} - V_{OFF} = V_{BE}$. Setting method is performed as described on the following pages. V_{BE} is based-emitter voltage of internal transistor.

Note: When an overcurrent is detected in one channel of this IC but not the other, the pulse-by-pulse current limiter still goes into operation on both channels. Also, when the intermittent operation feature is not used, the TIM pin should be set to open state and the ON/\overline{OFF} pin pulled up to high level (above V_{ON}).




Figure 6.1 Connection Diagram (example)

6.2 Intermittent Operation Timing Chart $(V_{ON\overline{OFF}}only)$




Figure 6.2 Intermittent Operation Timing Chart

6.3 Calculating Intermittent Operation Timing

Intermittent operation timing is calculated as follows.

(1) T_{ON} time (the time until the IC is shut off when continuous overcurrent occurs)

$$\begin{split} T_{ON} &= C_{ON/\overline{OFF}} \times R_B \times In\left(\frac{3V_{BE}}{2V_{BE}}\right) \times \left(\frac{1}{1 - On \ duty^*}\right) \\ &= C_{ON/\overline{OFF}} \times R_B \times In1.5 \times \left(\frac{1}{1 - On \ duty^*}\right) \approx 0.4 \times C_{ON/\overline{OFF}} \times R_B \times \left(\frac{1}{1 - On \ duty^*}\right) \end{split}$$

(2) T_{OFF} time (when the IC is off, the time until it next goes on)

$$\begin{split} T_{OFF} &= C_{ON/\overline{OFF}} \times (R_A + R_B) \times ln \left(\frac{V_{IN} - 2V_{BE}}{V_{IN} - 3V_{BE}} \right) \\ Where, \ V_{BE} \approx 0.7 \ V \end{split}$$

Note: 1. On duty is the percent of time the IC is on during one PWM cycle when the pulse-by-pulse current limiter is operating.

From the first equation (1) above, it is seen that the shorter the time T_{ON} when the pulse-by-pulse current limiter goes into effect (resulting in a larger overload), the smaller the value T_{ON} becomes.

As seen in the second equation (2), T_{OFF} is a function of V_{IN} . Further, according to this setting, when V_{IN} is switched on, the IC goes on only after T_{OFF} has elapsed.




Figure 6.3

6.4 Examples of Intermittent Operation Timing (calculated values)




Figure 6.4 Examples of Intermittent Operation Timing (1)




Figure 6.5 Examples of Intermittent Operation Timing (2)




Figure 6.6

7. ON/OFF Pin Usage

7.1 IC Shutoff by the ON/OFF Pin

As shown in the figure 7.1, these ICs can be turned off safely by lowering the voltage at the ON/ \overline{OFF} pin to below $2V_{BE}$. This feature is used to conserve the power in the power supply system. In off state the IC current consumption (I_{OFE}) is 10 μ A (Max) for HA16116 and 150 μ A (Max) for HA16121.

The ON/ $\overline{\text{OFF}}$ pin can also be used to drive logic ICs such as TTL or CMOS with a sink current of 50 μ A (Typ) at an applied voltage of 5 V. When it is desired to employ this feature along with intermittent operation, an open collector or open drain logic IC should be used.




Figure 7.1 IC Shutoff by the ON/OFF Pin

7.2 Adjusting UVL Voltage (when intermittent operation is not used)

The UVL voltage setting in this IC series can be adjusted externally as shown below.

Using the relationships shown in the figure, the UVL voltage in relation to V_{IN} can be adjusted by changing the relative values of V_{TH} and V_{TL} .

When the IC is operating, transistor Q_4 is off, so $V_{ON} = 3V_{BE} \approx 2.1$ V. Accordingly, by connecting resistors R_C and R_D , the voltage at which UVL is cancelled is as follows.

$$V_{IN} = 2.1 \text{ V} \times \frac{R_C + R_D}{R_D}$$

This V_{IN} is simply the supply voltage at which the UVL stops functioning, so in this state Vref is still below 2.5 V. In order to restore Vref to 2.5 V, a V_{IN} of approximately 4.3 V should be applied.

With this IC series, $V_{ON, \overline{OFF}}$ makes use of the V_{BE} of internal transistors, so when designing a power supply system it should be noted that V_{ON} has a temperature dependency of around -6 mV/°C.




Figure 7.2 Adjusting UVL Voltage

Overcurrent Detection Value Setting

The overcurrent detection value V_{TH} for this IC series is 0.2 V (Typ) and the bias current is 200 μ A (Typ) The power MOS FET peak current value before the current limiter goes into operation is derived from the following equation.

$$I_D = \frac{V_{TCL} - (R_F + R_{CS}) \cdot I_{BCL}}{R_{CS}}$$

Here $V_{TH} = V_{IN} - V_{CL} = 0.2 \text{ V}$, V_{CL} is a voltage referd on GND.

Note that C_F and R_{CS} form a low-pass filter, determined by their time constants, that prevents malfunctions from current spikes when the power MOS FET is turned on or off.




Figure 8.1 Example for Step-Down Use

The sample values given in this figure are calculated from the following equation.

$$I_D = \frac{0.2 \text{ V} - (240 \Omega + 0.05 \Omega) \times 200 \mu\text{A}}{0.05 \Omega} = 3.04 \text{ [A]}$$

The filter cutoff frequency is calculated as follows.


$$f_C = \frac{1}{2\pi \ C_F \ R_F} = \frac{1}{6.28 \times 1800 \ pF \times 240 \ \Omega} = 370 \ [kHz]$$

Absolute Maximum Ratings

 $(Ta = 25^{\circ}C)$

	Rating			
Symbol	HA16116FP, HA16121FP	HA16116FPJ, HA16121FPJ	Unit	
V _{IN}	40	40	V	
I _o	±0.1	±0.1	Α	
I _o peak	±1.0	±1.0	Α	
V _{CL}	V _{IN}	V _{IN}	V	
V _{IEA}	V _{IN}	V _{IN}	V	
	Vref	Vref	V	
I _{RT}	500	500	μΑ	
I _{TM}	20	20	mA	
P _T	680* ^{1,} * ²	680* ^{1,} * ²	mW	
Topr	−20 to +85	-40 to +85	°C	
TjMax	125	125	°C	
Tstg	-55 to +125	-55 to +125	°C	
	$\begin{array}{c} \mathbf{V}_{\text{IN}} \\ \mathbf{I}_{\text{O}} \\ \mathbf{I}_{\text{O}} \text{ peak} \\ \\ \mathbf{V}_{\text{CL}} \\ \\ \mathbf{V}_{\text{IEA}} \\ \\ \mathbf{V}_{\text{IE/O}} \\ \\ \mathbf{I}_{\text{RT}} \\ \\ \mathbf{I}_{\text{TM}} \\ \\ \mathbf{P}_{\text{T}} \\ \\ \mathbf{Topr} \\ \\ \mathbf{TjMax} \end{array}$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	

- Note: 1. This value is based on actual measurements on a $40 \times 40 \times 1.6$ mm glass epoxy circuit board. At a wiring density of 10%, it is the permissible value up to Ta = 45° C, but at higher temperatures this value should be derated by 8.3 mW/° C. At a wiring density of 30% it is the permissible value up to Ta = 64° C, but at higher temperatures it should be derated by 11.1 mW/° C.
 - For the DILP package.
 This value applies up to Ta = 45°C; at temperatures above this, 8.3 mW/°C derating should be applied.



Electrical Characteristics

 $(Ta = 25^{\circ}C, V_{IN} = 12 \text{ V}, f_{OSC} = 300 \text{ kHz})$

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Reference voltage block	Output voltage	Vref	2.45	2.50	2.55	V	I _o = 1 mA
	Line regulation	Line	_	30	60	mV	$4.5~\textrm{V} \leq \textrm{V}_{\textrm{\tiny IN}} \leq 40~\textrm{V}$
DIOCK	Load regulation	Load	_	30	60	mV	0 ≤ I _o ≤ 10 mA
	Output shorting current	l _{os}	10	25	_	mA	Vref = 0 V
	Vref OVP voltage	Vrovp	6.2	6.8	7.0	V	
	Output voltage temperature dependence	∆Vref/∆Ta	_	100	_	ppm/°C	
Triangle wave	Maximum oscillator frequency	f _{oscmax}	600	_	_	kHz	
oscillator block	Minimum oscillator frequency	f _{oscmin}	_	_	1	Hz	
	Oscillator frequency input voltage stability	$\Delta f_{\rm osc}/\Delta V_{\scriptscriptstyle IN}$	_	±1	±3	%	$4.5~\text{V} \leq \text{V}_{_{IN}} \leq 40~\text{V}$
	Oscillator frequency temperature stability	$\Delta f_{osc}/\Delta Ta$	_	±5	_	%	–20°C ≤ Ta ≤ 85°C
	Oscillator frequency	f _{osc}	270	300	330	kHz	$C_{_{T}} = 220 \text{ pF}, R_{_{T}} = 10 \text{ k}\Omega)$
Dead band adjust block	Low-level threshold voltage	$V_{\scriptscriptstyle TLDB}$	0.87	0.97	1.07	V	Output on duty 0%
	High-level threshold voltage	V_{THDB}	1.48	1.65	1.82	V	Output on duty 100%
	Threshold differential voltage	$\Delta V_{\scriptscriptstyle TDB}$	0.55	0.65	0.75	V	$\Delta V_{\rm TH} = V_{\rm TH} - V_{\rm TL}$
	Output source current	Osource (DB)	100	150	200	μΑ	DB pin = 0 V
PWM comparator block	Low-level threshold voltage	V _{TLCMP}	0.87	0.97	1.07	V	Output on duty = 0%
	High-level threshold oltage	V_{THCMP}	1.48	1.65	1.82	V	Output on duty = 100%
	Threshold differential voltage	ΔV_{TCMP}	0.55	0.65	0.75	V	$\Delta V_{\text{TH}} = V_{\text{TH}} - V_{\text{TL}}$
	Dead band precision	DBdev	- 5	0	+5	%	Deviation when $V_{EO} = (V_{TL} + V_{TH})/2$, $duty = 50 \%$

Electrical Characteristics (cont.)

 $(Ta = 25^{\circ}C, V_{IN} = 12 \text{ V}, f_{OSC} = 300 \text{ kHz})$

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Error amp block	Input offset voltage	V _{IOEA}	_	2	10	mV	
	Input bias current	I _{BEA}	_	0.8	2	μΑ	
	Output sink current	Osink (EA)	28	40	52	μΑ	In open loop, $V_1 = 3 \text{ V}, V_0 = 2 \text{ V}$
	Output source current	I _{Osource (EA)}	28	40	52	μА	In open loop, $V_1 = 2 \text{ V}, V_0 = 1 \text{ V}$
	Voltage gain	A_{v}	40	50	_	dB	f = 10 kHz
	Unity gain band-width	BW	3	4	_	MHz	
	High-level output voltage	V_{OHEA}	2.2	3.0	_	V	I _o = 10 μA
	Low-level output voltage	V _{OLEA}	_	0.2	0.5	V	I ₀ = 10 μA
Overcurrent	Threshold voltage	V _{TCL}	V _{IN} -0.22	V _{IN} -0.2	V _{IN} -0.18	V	
detection block	CL bias current	I _{BCL}	150	200	250	μΑ	$C_L = V_{IN}$
DIOCK	Operating time	t _{offCL}	_	200	300	ns	$C_{L} = V_{IN} - 0.3 V$
			_	500	600	ns	Applies only to ch 2 of HA16121
Output stage	Output low voltage	V _{OL1}	_	0.7	2.2	V	I _{Osink} = 10 mA Applies only to HA16116
			_	1.6	1.9	V	I _{Osink} = 10 mA Applies only to HA16121
			_	1.0	1.3	V	I _{Osink} = 0 mA Applies only to HA16121
	Off state low voltage	V _{oL2}	_	1.6	1.9	V	I _{Osink} = 1 mA ON/OFF pin = 0 V Applies only to ch 2 of HA16121
			_	1.0	1.3	V	I _{Osink} = 0 mA ON/OFF = 0 V Applies only to ch 2 of HA16121
	Output high voltage	V_{OH1}	V _{IN} -1.9	V _{IN} -1.6	_	V	I _{Osource} = 10 mA
			V _{IN} -1.3	V _{IN} -1.0	_	V	I _{Osource} = 0 A
	Off state high voltage	$V_{_{\mathrm{OH2}}}$	V _{IN} -1.9	V _{IN} -1.6	_	V	I _{Osource} = 1 mA ON/OFF pin = 0 V
			V _{IN} -1.3	V _{IN} -1.0	_	V	I _{Osource} = 0 A ON/OFF pin = 0 V
	Rise time	t,	_	70	130	ns	$C_L = 1000 \text{ pF (to V}_{IN})^{*1,*2}$
	Fall time	t,	_	70	130	ns	$C_L = 1000 \text{ pF (to V}_{IN})^{*1,*2}$

Electrical Characteristics (cont.)

 $(Ta = 25^{\circ}C, V_{IN} = 12 \text{ V}, f_{OSC} = 300 \text{ kHz})$


Item		Symbol	Min	Тур	Max	Unit	Test Conditions
UVL block	V _{IN} high-level threshold voltage	$V_{_{\mathrm{TUH1}}}$	3.3	3.6	3.9	V	
	V _{IN} low-level threshold voltage	V _{TUL1}	3.0	3.3	3.6	V	
	V _{IN} threshold differential voltage	$\Delta V_{\scriptscriptstyle TU1}$	0.1	0.3	0.5	V	$\Delta V_{\text{TU1}} = V_{\text{TUH1}} - V_{\text{TUL1}}$
	Vref high-level threshold voltage	$V_{\scriptscriptstyle TUH2}$	1.7	2.0	2.3	V	
	Vref low-level threshold voltage	$V_{\scriptscriptstyle TUL2}$	1.4	1.7	2.0	V	
	Vref threshold differential voltage	$\Delta V_{_{TU2}}$	0.1	0.3	0.5	V	$\Delta V_{\text{TU2}} = V_{\text{TUH2}} - V_{\text{TUL2}}$
ON/OFF	ON/OFF pin sink current	I _{ON/OFF}	_	35	50	μΑ	ON/OFF pin = 5 V
block	IC on-state voltage	V _{on}	1.8	2.1	2.4	V	
	IC off-state voltage	V _{OFF}	1.1	1.4	1.7	٧	
	ON/OFF threshold differential voltage	$\Delta V_{\text{ON/OFF}}$	0.5	0.7	0.9	V	
TIM block	TIM pin sink current in steady state	I _{TIM1}	0	_	10	μΑ	CL pin = V_{IN} , $V_{TIM} = 0.3 V$
	TIM pin sink current at overcurrent detection	I _{TIM2}	10	15	20	mA	CL pin = $V_{IN} - 0.3 \text{ V}$ $V_{TIM} = 0.3 \text{ V}$
Common block	Operating current	I _{IN}	6.0	8.5	11.1	mA	$C_L = 0 \text{ pF (to V}_{IN})^{*1,*2}$
			8.5	12.1	15.7	mA	$C_L = 500 \text{ pF (to V}_{IN})^{*1,*2}$
			11.0	15.7	20.5	mA	$C_L = 1000 \text{ pF (to V}_{IN})^{*1,*2}$
	Off current	I _{OFF}	0	_	10	μΑ	HA16116FP ON/OFF
			0	120	150	μΑ	HA16121FP pin = 0 V

Notes: 1. C_L is load capacitor for Power MOS FET's gate, and C_L = 1000 pF to GND in the case of HA16121 – ch 2.


2. $C_{\scriptscriptstyle L}$ in channel 2 of HA16121 is connected to GND.

Characteristic Curves


Reference Voltage Block (Vref)




• UVL (Low Input Voltage Malfunction Prevention) Block




Triangle Wave Oscillator Block




Error Amplifier Block




On Duty Characteristics




Other Characteristics



Application Examples (1)




Overall Waveform Timing Diagram (for Application Examples (1))




Application Examples (2) (Some Pointers on Use)


1. Inductor, Power MOS FET, and Diode Connections




2. Turning Output On and Off while the IC is On



Application Examples (3)



Package Dimensions



Disclaimer

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

Sales Offices

TACH

Semiconductor & Integrated Circuits Nippon Bldg., 2-6-2, Öhte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: (03) 3270-2111 Fax: (03) 3270-5109

Hitachi Europe Ltd.

URL http://www.hitachisemiconductor.com/

For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive San Jose, CA 95134 Tel: <1> (408) 433-1990 Maidenhead

Electronic Components Group Whitebrook Park Lower Cookham Road Fax: <1>(408) 433-0223 Berkshire SL6 8YA, United Kingdom Fax: <65>-538-6933/538-3877 Tel: <44> (1628) 585000 Fax: <44> (1628) 585200

> Hitachi Europe GmbH Electronic Components Group Dornacher Straße 3 D-85622 Feldkirchen Postfach 201, D-85619 Feldkirchen Germany Tel: <49> (89) 9 9180-0

Fax: <49> (89) 9 29 30 00

Hitachi Asia Ltd. Hitachi Tower 16 Collyer Quay #20-00 Singapore 049318 Tel: <65>-538-6533/538-8577 URL: http://semiconductor.hitachi.com.sg Tel: <852>-(2)-735-9218

Hitachi Asia Ltd. (Taipei Branch Office) 4/F, No. 167, Tun Hwa North Road Hung-Kuo Building Taipei (105), Taiwan Tel: <886>-(2)-2718-3666 Fax: <886>-(2)-2718-8180

Telex: 23222 HAS-TP URL: http://www.hitachi.com.tw

Copyright © Hitachi, Ltd., 2001. All rights reserved. Printed in Japan. Colophon 5.0

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower World Finance Centre

Harbour City, Canton Road Tsim Sha Tsui, Kowloon Hong Kong

Fax: <852>-(2)-730-0281 URL: http://semiconductor.hitachi.com.hk