1-bit 4-bit Address Register / Driver with 3-state Outputs

HITACHI

ADE-205-200 (Z) Preliminary 1st. Edition November 1997

Description

This 1-bit to 4-bit address register / driver is designed for 2.3 V to 3.6 V V_{cc} operation. The device is ideal for use in applications in which a single address bus is driving four separate memory locations. The HD74ALVC162831 can be used as a buffer or a register, depending on the logic level of the select (\overline{SEL}) input. When \overline{SEL} is logic high, the device is in the buffer mode. The outputs follow the inputs and are controlled by the two output enable (\overline{OE}) controls. Each \overline{OE} controls two groups of nine outputs. When \overline{SEL} is logic low, the device is in the register mode. The register is an edge triggered D-type flip flop. On the positive transition of the clock (CLK) input, data set up at the A inputs is stored in the internal registers. \overline{OE} controls operate the same as in buffer mode. When \overline{OE} is logic low, the outputs are in a normal logic state (high or low logic level). When \overline{OE} is logic high, the outputs are in the high impedance state. To ensure the high impedance state during power up or power down, \overline{OE} should be tied to V_{cc} through a pullup registor; the minimum value of the registor is determined by the current sinking capability of the driver. \overline{SEL} and \overline{OE} do not affect the internal operation of the flip flops. Old data can be retained or new data can be entered while the outputs are in the high impedance state. All outputs, which are designed to sink up to 12 mA, include $26~\Omega$ resistors to reduce overshoot and undershoot.

Features


- $V_{cc} = 2.3 \text{ V to } 3.6 \text{ V}$
- Typical V_{OL} ground bounce < 0.8 V (@ V_{CC} = 3.3 V, Ta = 25°C)
- Typical V_{OH} undershoot > 2.0 V (@ V_{CC} = 3.3 V, Ta = 25°C)
- High output current ± 12 mA (@V_{cc} = 3.0 V)
- All outputs have equivalent 26 Ω series resistors, so no external resistors are required

Function Table

Inputs		Output Y			
ŌĒ	SEL	CLK	Α		
Н	Х	Х	X	Z	
L	Н	Х	L	L	
L	Н	Χ	Н	Н	
L	L	↑	L	L	
L	L	1	Н	Н	

H : High level
L : Low level
X : Immaterial
Z : High impedance
↑ : Low to high transition

Pin Arrangement



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	V _{cc}	-0.5 to 4.6	V	
Input voltage *1	V,	-0.5 to 4.6	V	
Output voltage *1,2	V _o	–0.5 to V _{cc} +0.5	V	
Input clamp current	I _{IK}	- 50	mA	V ₁ < 0
Output clamp current	I _{ok}	±50	mA	$V_o < 0 \text{ or } V_o > V_{cc}$
Continuous output current	Io	±50	mA	$V_o = 0$ to V_{cc}
V _{cc} , GND current / pin	I _{cc} or I _{GND}	±100	mA	
Maximum power dissipation at Ta = 55°C (in still air) ^{'3}	P _T	1	W	TVSOP
Storage temperature	T_{stg}	-65 to 150	°C	

Notes:

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.


- 1. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
- 2. This value is limited to 4.6 V maximum.
- 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

Recommended Operating Conditions

Item	Symbol	Min	Max	Unit	Conditions
Supply voltage	V _{cc}	2.3	3.6	V	
Input voltage	V _i	0	V _{cc}	V	
Output voltage	V _o	0	V _{cc}	V	
High level output current	I _{OH}	_	-6	mA	V _{cc} = 2.3 V
		_	-8		V _{cc} = 2.7 V
		_	-12		$V_{cc} = 3.0 \text{ V}$
Low level output current	I _{oL}	_	6	mA	V _{cc} = 2.3 V
		_	8		V _{cc} = 2.7 V
		_	12		$V_{cc} = 3.0 \text{ V}$
Input transition rise or fall rate	Æt / Æv	0	10	ns / V	
Operating temperature	T _a	-40	85	°C	
	•				

Note: Unused control inputs must be held high or low to prevent them from floating.

Logic Diagram



Electrical Characteristics ($Ta = -40 \text{ to } 85^{\circ}\text{C}$)

Item	Symbol	$V_{cc}(V)$	Min	Max	Unit	Test Conditions
Input voltage	V _{IH}	2.3 to 2.7	1.7	_	V	
		2.7 to 3.6	2.0	_	_	
	V _{IL}	2.3 to 2.7	_	0.7	_	
		2.7 to 3.6	_	0.8	_	
Output voltage	V _{OH}	2.3 to 3.6	V _{cc} -0.2	_	V	$I_{OH} = -100 \mu A$
		2.3	1.9	_	_	$I_{OH} = -4 \text{ mA}, V_{IH} = 1.7 \text{ V}$
		2.3	1.7	_	_	$I_{OH} = -6 \text{ mA}, V_{IH} = 1.7 \text{ V}$
		2.7	2.4	_	_	$I_{OH} = -6 \text{ mA}, V_{IH} = 2.0 \text{ V}$
		3.0	2.0	_	_	$I_{OH} = -8 \text{ mA}, V_{IH} = 2.0 \text{ V}$
		3.0	2.0	_	_	$I_{OH} = -12 \text{ mA}, V_{IH} = 2.0 \text{ V}$
	V _{oL}	2.3 to 3.6	_	0.2	_	$I_{OL} = 100 \mu\text{A}$
		2.3	_	0.4	_	$I_{OL} = 4 \text{ mA}, V_{IL} = 0.7 \text{ V}$
		2.3	_	0.55	_	$I_{OL} = 6 \text{ mA}, V_{IL} = 0.7 \text{ V}$
		3.0	_	0.55	_	$I_{OL} = 6 \text{ mA}, V_{IL} = 0.8 \text{ V}$
		2.7	_	0.6	_	$I_{OL} = 8 \text{ mA}, V_{IL} = 0.8 \text{ V}$
		3.0	_	0.8	_	$I_{OL} = 12 \text{ mA}, V_{IL} = 0.8 \text{ V}$
Input current	I _{IN}	3.6	_	±5	μΑ	$V_{IN} = V_{CC}$ or GND
Off state output current	l _{oz}	3.6	_	±10	μΑ	$V_{OUT} = V_{CC}$ or GND
Quiescent supply current	I _{cc}	3.6	_	40	μΑ	$V_{IN} = V_{CC}$ or GND
	ΔI_{cc}	3.0 to 3.6	_	750	μΑ	V_{IN} = one input at (V_{CC} -0.6) V, other inputs at V_{CC} or GND


Switching Characteristics ($Ta = -40 \text{ to } 85^{\circ}\text{C}$)

Item	Symbol	V _{cc} (V)	Min	Тур	Max	Unit	FROM (Input)	TO (Output)
Maximum clock frequency	f _{max}	2.5±0.2	150	_	_	MHz		
		2.7	150	_	_			
		3.3±0.3	150	_	_			
Propagation delay time	t _{PLH}	2.5±0.2	1.1	_	4.7	ns	Α	Υ
	$\mathbf{t}_{_{\mathrm{PHL}}}$	2.7	_	_	4.8			
		3.3±0.3	1.5	_	4.3			
		2.5±0.2	1.0	_	5.3		CLK	Υ
		2.7	_	_	5.3			
		3.3±0.3	1.4	_	4.7			
		2.5±0.2	1.1	_	6.0		SEL	Υ
		2.7	_	_	6.2			
		3.3±0.3	1.5	_	4.8			
Output enable time	t _{zH}	2.5±0.2	1.0	_	5.9	ns	ŌĒ	Y
		2.7	_	_	5.9			
		3.3±0.3	1.1	_	5.1			
Output disable time	t _{HZ}	2.5±0.2	1.4	_	6.3	ns	ŌĒ	Y
		2.7	_	_	5.4			
		3.3±0.3	1.6	_	5.1			
Setup time	t _{su}	2.5±0.2	2.0	_	_	ns		
		2.7	2.0	_	_			
		3.3±0.3	1.6	_	_			
Hold time	t _h	2.5±0.2	0.7	_	_	ns		
		2.7	0.5	_	_			
		3.3±0.3	1.1	_	_			
Pulse width	t _w	2.5±0.2	3.3	_	_	ns		
		2.7	3.3	_	_			
		3.3±0.3	3.3	_	_			
Input capacitance	C _{IN}	3.3	_	4.5	_	pF	Control in	nputs
		3.3	_	5.0	_		Data inpu	uts
Output capacitance	C _o	3.3	_	7.5	_	pF		


Switching Characteristics (Ta = 0 to 65° C)

Item	Symbol	V _{cc} (V)	Min	Тур	Max	Unit	FROM (Input)	TO (Output)
Propagation delay time	t _{PLH} , t _{PHL}	3.3±0.15	5 1.9	_	4.5	ns	CLK	Υ


Test Circuit




Waveforms – 1



Waveforms-2



Waveforms - 3




TEST	Vcc=2.5±0.2V	Vcc=2.7V, 3.3±0.3V
V_{IH}	V _{CC}	2.7 V
V_{ref}	1/2 V _{CC}	1.5 V
V _{ref1}	V _{OL} +0.15 V	V_{OL} +0.3 V
V_{ref2}	V _{OH} -0.15 V	V _{OH} -0.3 V
V_{OH1}	V _{CC}	3.0 V
V _{OL1}	GND	GND

Notes:

- 1. All input pulses are supplied by generators having the following characteristics : PRR \leq 10 MHz, Zo = 50 Ω , $t_{_{I}} \leq$ 2.0 ns, $t_{_{I}} \leq$ 2.0 ns. (V $_{_{CC}}$ = 2.5±0.2 V) PRR \leq 10 MHz, Zo = 50 Ω , $t_{_{I}} \leq$ 2.5 ns, $t_{_{I}} \leq$ 2.5 ns. (V $_{_{CC}}$ = 2.7 V, 3.3±0.3 V)
- 2. Waveform A is for an output with internal conditions such that the output is low except when disabled by the output control.
- 3. Waveform B is for an output with internal conditions such that the output is high except when disabled by the output control.
- 4. The output are measured one at a time with one transition per measurement.

Package Dimensions

Unit: mm



When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- 3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

HITACHI

Hitachi, Ltd.

Semiconductor & IC Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

For further information write to:

Hitachi America, Ltd. Semiconductor & IC Div. 2000 Sierra Point Parkway Brisbane, CA. 94005-1835 U S A

Tel: 415-589-8300 Fax: 415-583-4207 Hitachi Europe GmbH Continental Europe Dornacher Straße 3 D-85622 Feldkirchen München Tel: 089-9 91 80-0

Fax: 089-9 29 30-00

Lower Cookham Road Maidenhead Berkshire SL6 8YA United Kingdom Tel: 01628-585000 Fax: 01628-585160

Hitachi Europe Ltd.

Whitebrook Park

Electronic Components Div.

Northern Europe Headquarters

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd. Unit 706, North Tower, World Finance Centre, Harbour City, Canton Road Tsim Sha Tsui, Kowloon Hong Kong Tel: 27359218 Fax: 27306071

Copyright © Hitachi, Ltd., 1997. All rights reserved. Printed in Japan.