

HD74ALVC2G74

Single D-type Flip Flops with Preset and Clear

HITACHI

ADE-205-639 (Z)

Preliminary

Rev. 0

July, 2001

Description

The HD74ALVC2G74 has independent data, preset, clear, and clock inputs Q and $\bar{Q}$ outputs in a 8 pin package. The input data is transferred to the output at the rising edge of clock pulse CLK. Low voltage and high speed operation is suitable for the battery powered products (e.g., notebook computers), and the low power consumption extends the battery life.


Features

- The basic gate function is lined up as hitachi uni logic series.
- Supplied on emboss taping for high speed automatic mounting.
- Supply voltage range : 1.2 to 3.6 V
Operating temperature range : -40 to $+85^{\circ}\text{C}$
- All inputs V_{IH} (Max.) = 3.6 V (@ $V_{\text{CC}} = 0$ V to 3.6 V)
All outputs V_{O} (Max.) = 3.6 V (@ $V_{\text{CC}} = 0$ V)
- Output current ± 2 mA (@ $V_{\text{CC}} = 1.2$)
 ± 4 mA (@ $V_{\text{CC}} = 1.4$ V to 1.6 V)
 ± 6 mA (@ $V_{\text{CC}} = 1.65$ V to 1.95 V)
 ± 18 mA (@ $V_{\text{CC}} = 2.3$ V to 2.7 V)
 ± 24 mA (@ $V_{\text{CC}} = 3.0$ V to 3.6 V)
- Package type

Package type	Package code	Package suffix	Taping code
SSOP-8 pin	TTP-8DB	US	E (3,000 pcs / Reel)

Outline and Article Indication

- HD74ALVC2G74



Function Table

Inputs				Outputs	
PRE	CLR	CLK	D	Q	Q̄
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H ¹	H ¹
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	↓	X	Q ₀	Q̄ ₀

H : High level

L : Low level

X : Immaterial


↑ : Low to high transition

↓ : High to low transition

Q₀ : The level of Q immediately before the input conditions shown in the above table are determined.

Note : 1. Q and Q̄ will remain high as long as preset and clear are low, but Q and Q̄ are unpredictable, if preset and clear go high simultaneously.

Pin Arrangement



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage range	V_{CC}	-0.5 to 4.6	V	
Input voltage range ^{*1}	V_I	-0.5 to 4.6	V	
Output voltage range ^{*1,2}	V_O	-0.5 to $V_{CC}+0.5$ -0.5 to 4.6	V	Output : H or L V_{CC} : OFF
Input clamp current	I_{IK}	-50	mA	$V_I < 0$
Output clamp current	I_{OK}	± 50	mA	$V_O < 0$ or $V_O > V_{CC}$
Continuous output current	I_O	± 50	mA	$V_O = 0$ to V_{CC}
Continuous current through V_{CC} or GND	I_{CC} or I_{GND}	± 100	mA	
Maximum power dissipation at $T_a = 25^{\circ}\text{C}$ (in still air) ^{*3}	P_T	200	mW	
Storage temperature	T_{stg}	-65 to 150	$^{\circ}\text{C}$	


- Notes:
- The absolute maximum ratings are values which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.
 - 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The maximum package power dissipation was calculated using a junction temperature of 150°C.

Recommended Operating Conditions

Item	Symbol	Min	Max	Unit	Conditions
Supply voltage range	V _{CC}	1.2	3.6	V	
Input voltage range	V _I	0	3.6	V	
Output voltage range	V _O	0	V _{CC}	V	
Output current	I _{OH}	—	−2	mA	V _{CC} = 1.2 V
		—	−4		V _{CC} = 1.4 V
		—	−6		V _{CC} = 1.65 V
		—	−18		V _{CC} = 2.3 V
		—	−24		V _{CC} = 3.0 V
		—	2		V _{CC} = 1.2 V
	I _{OL}	—	4		V _{CC} = 1.4 V
		—	6		V _{CC} = 1.65 V
		—	18		V _{CC} = 2.3 V
		—	24		V _{CC} = 3.0 V
Input transition rise or fall rate	$\Delta t / \Delta v$	0	20	ns / V	V _{CC} = 1.2 to 2.7 V
		0	10		V _{CC} = 3.3±0.3 V
Operating free-air temperature	Ta	−40	85	°C	

Note: Unused or floating inputs must be held high or low.

Logic Diagram



Electrical Characteristics

(Ta = -40 to 85°C)

Item	Symbol	V _{cc} (V) †	Min	Typ	Max	Unit	Test conditions
Input voltage	V _{IH}	1.2	V _{cc} ×0.75	—	—	V	
		1.4 to 1.6	V _{cc} ×0.7	—	—		
		1.65 to 1.95	V _{cc} ×0.7	—	—		
		2.3 to 2.7	1.7	—	—		
		3.0 to 3.6	2.0	—	—		
	V _{IL}	1.2	—	—	V _{cc} ×0.25		
		1.4 to 1.6	—	—	V _{cc} ×0.3		
		1.65 to 1.95	—	—	V _{cc} ×0.3		
		2.3 to 2.7	—	—	0.7		
		3.0 to 3.6	—	—	0.8		
Output voltage	V _{OH}	Min to Max	V _{cc} -0.2	—	—	V	I _{OH} = -100 μA
		1.2	0.9	—	—		I _{OH} = -2 mA
		1.4	1.1	—	—		I _{OH} = -4 mA
		1.65	1.2	—	—		I _{OH} = -6 mA
		2.3	1.7	—	—		I _{OH} = -18 mA
		3.0	2.2	—	—		I _{OH} = -24 mA
	V _{OL}	Min to Max	—	—	0.2		I _{OL} = 100 μA
		1.2	—	—	0.3		I _{OL} = 2 mA
		1.4	—	—	0.3		I _{OL} = 4 mA
		1.65	—	—	0.3		I _{OL} = 6 mA
		2.3	—	—	0.55		I _{OL} = 18 mA
		3.0	—	—	0.55		I _{OL} = 24 mA
Input current	I _{IN}	3.6	—	—	±5	μA	V _{IN} = 3.6 V or GND
Quiescent supply current	I _{CC}	3.6	—	—	10	μA	V _{IN} = V _{CC} or GND, I _O = 0
Output leakage current	I _{OFF}	0	—	—	5	μA	V _{IN} or V _O = 0 to 3.6 V
Input capacitance	C _{IN}	3.3	—	TBD	—	pF	V _{IN} = V _{CC} or GND

Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.

Switching Characteristics

(Ta = -40 to 85°C)

- V_{CC} = 1.2 V

Item	Symbol	Min	Typ	Max	Unit	Test conditions	FROM (Input)	TO (Output)
Maximum clock frequency	f _{max}	—	TBD	—	MHz	C _L = 15 pF		
Propagation delay time	t _{PLH} t _{PHL}	— —	TBD TBD	— —	ns	C _L = 15 pF	$\overline{\text{PRE}}/\overline{\text{CLR}}$ CLK	Q or $\overline{\text{Q}}$
Setup time	t _{su}	— —	TBD TBD	— —	ns		D $\overline{\text{PRE}}$ or $\overline{\text{CLR}}$ inactive	
Hold time	t _h	—	TBD	—	ns			
Pulse width	t _w	— —	TBD TBD	— —	ns		$\overline{\text{PRE}}$ or $\overline{\text{CLR}}$ “L” CLK “H” or “L”	

- V_{CC} = 1.5±0.1 V

Item	Symbol	Min	Typ	Max	Unit	Test conditions	FROM (Input)	TO (Output)
Maximum clock frequency	f _{max}	TBD	TBD	—	MHz	C _L = 15 pF		
Propagation delay time	t _{PLH} t _{PHL}	2.0 2.0	— —	11.0 11.0	ns	C _L = 15 pF	$\overline{\text{PRE}}/\overline{\text{CLR}}$ CLK	Q or $\overline{\text{Q}}$
Setup time	t _{su}	6.0 5.0	— —	— —	ns		D $\overline{\text{PRE}}$ or $\overline{\text{CLR}}$ inactive	
Hold time	t _h	0.0	—	—	ns			
Pulse width	t _w	7.0 7.0	— —	— —	ns		$\overline{\text{PRE}}$ or $\overline{\text{CLR}}$ “L” CLK “H” or “L”	

HD74ALVC2G74

- $V_{CC} = 1.8 \pm 0.15 \text{ V}$

Item	Symbol	Min	Typ	Max	Unit	Test conditions	FROM (Input)	TO (Output)
Maximum clock frequency	f_{max}	TBD	TBD	—	MHz	$C_L = 30 \text{ pF}$		
Propagation delay time	t_{PLH}	1.5	—	8.0	ns	$C_L = 30 \text{ pF}$	$\overline{PRE}/\overline{CLR}$	Q or $\overline{Q}$
	t_{PHL}	1.5	—	8.0			CLK	
Setup time	t_{su}	5.0	—	—	ns		D	
		3.0	—	—			$\overline{PRE}$ or $\overline{CLR}$ inactive	
Hold time	t_h	0.0	—	—	ns			
Pulse width	t_w	5.0	—	—	ns		$\overline{PRE}$ or $\overline{CLR}$ “L”	
		5.0	—	—			CLK “H” or “L”	

- $V_{CC} = 2.5 \pm 0.2 \text{ V}$

Item	Symbol	Min	Typ	Max	Unit	Test conditions	FROM (Input)	TO (Output)
Maximum clock frequency	f_{max}	TBD	TBD	—	MHz	$C_L = 30 \text{ pF}$		
Propagation delay time	t_{PLH}	1.0	—	5.0	ns	$C_L = 30 \text{ pF}$	$\overline{PRE}/\overline{CLR}$	Q or $\overline{Q}$
	t_{PHL}	1.0	—	5.0			CLK	
Setup time	t_{su}	3.0	—	—	ns		D	
		2.0	—	—			$\overline{PRE}$ or $\overline{CLR}$ inactive	
Hold time	t_h	0.0	—	—	ns			
Pulse width	t_w	3.3	—	—	ns		$\overline{PRE}$ or $\overline{CLR}$ “L”	
		3.3	—	—			CLK “H” or “L”	

- $V_{CC} = 3.3 \pm 0.3 \text{ V}$


Item	Symbol	Min	Typ	Max	Unit	Test conditions	FROM (Input)	TO (Output)
Maximum clock frequency	f_{max}	TBD	TBD	—	MHz	$C_L = 30 \text{ pF}$		
Propagation delay time	t_{PLH}	1.0	—	3.5	ns	$C_L = 30 \text{ pF}$	$\overline{PRE}/\overline{CLR}$	Q or $\overline{Q}$
	t_{PHL}	1.0	—	3.5			CLK	
Setup time	t_{su}	3.0	—	—	ns		D	
		2.0	—	—			$\overline{PRE}$ or $\overline{CLR}$ inactive	
Hold time	t_h	0.0	—	—	ns			
Pulse width	t_w	3.3	—	—	ns		$\overline{PRE}$ or $\overline{CLR}$ “L”	
		3.3	—	—			CLK “H” or “L”	

Operating Characteristics

(Ta = 25°C)

Item	Symbol	V _{cc} (V)	Min	Typ	Max	Unit	Test conditions
Power dissipation capacitance	C _{pd}	1.5	—	TBD	—	pF	f = 10 MHz
		1.8	—	TBD	—		
		2.5	—	TBD	—		
		3.3	—	TBD	—		

Test Circuit




Symbol	V _{CC} = 1.2 V, 1.5±0.1 V	V _{CC} = 1.8±0.15 V	V _{CC} = 2.5±0.2 V, 3.3±0.3 V
R _L	2.0 kΩ	1.0 kΩ	500 Ω
C _L	15 pF	30 pF	30 pF


Notes: 1. C_L includes probe and jig capacitance.
2. Test is put into the each flip flops.

Waveforms

• Waveform – 1



• Waveform – 2





Symbol	$V_{CC} = 1.2\text{ V},$ $1.5\pm0.1\text{ V},$ $1.8\pm0.15\text{ V}$	$V_{CC} = 2.5\pm0.2\text{ V}$	$V_{CC} = 3.3\pm0.3\text{ V}$
t_r / t_f	2.0 ns	2.5 ns	2.5 ns
V_{IH}	V_{CC}	V_{CC}	2.7 V
V_{ref}	50%	50%	1.5 V

Note: Input waveform : PRR = 10 MHz, duty cycle 50%

Package Dimensions

As of January, 2001
Unit: mm



Hitachi Code	TTP-8DB
JEDEC	—
EIAJ	—
Mass (reference value)	0.25 g

Disclaimer

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.

2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.

3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.

4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.

5. This product is not designed to be radiation resistant.

6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.

7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

Sales Offices

HITACHI

Hitachi, Ltd.
Semiconductor & Integrated Circuits
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: (03) 3270-2111 Fax: (03) 3270-5109

URL	NorthAmerica	: http://semiconductor.hitachi.com/
	Europe	: http://www.hitachi-eu.com/hel/ecg
	Asia	: http://sicapac.hitachi-asia.com
	Japan	: http://www.hitachi.co.jp/Sicd/indx.htm

For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive San Jose, CA 95134 Tel: <1> (408) 433-1990 Fax: <1> (408) 433-0223	Hitachi Europe Ltd. Electronic Components Group Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 585200 Hitachi Europe GmbH Electronic Components Group Domacher StraÙe 3 D-85622 Feldkirchen, Munich Germany Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00	Hitachi Asia Ltd. Hitachi Tower 16 Collyer Quay #20-00 Singapore 049318 Tel : <65>-538-6533/538-8577 Fax : <65>-538-6933/538-3877 URL : http://www.hitachi.com.sg Hitachi Asia Ltd. (Taipei Branch Office) 4/F, No. 167, Tun Hwa North Road Hung-Kuo Building Taipei (105), Taiwan Tel : <886>-(2)-2718-3666 Fax : <886>-(2)-2718-8180 Telex : 23222 HAS-TP URL : http://www.hitachi.com.tw	Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower World Finance Centre, Harbour City, Canton Road Tsim Sha Tsui, Kowloon Hong Kong Tel : <852>-(2)-735-9218 Fax : <852>-(2)-730-0281 URL : http://semiconductor.hitachi.com.hk
---	---	--	---

Copyright © Hitachi, Ltd., 2001. All rights reserved. Printed in Japan.
Colophon 4.0