

# HM-6504

March 1997

## 4096 x 1 CMOS RAM

#### Features

Low Power Standby	<b>125μW Max</b>
• Low Power Operation35ml	W/MHz Max
Data Retention	at 2.0V Min

- TTL Compatible Input/Output
- · Three-State Output
- Standard JEDEC Pinout
- Fast Access Time ...... 120/200ns Max
- 18 Lead Package for High Density
- · On-Chip Address Register
- · Gated Inputs No Pull Up or Pull Down Resistors Required

## Description

The HM-6504 is a 4096 x 1 static CMOS RAM fabricated using self-aligned silicon gate technology. The device utilizes synchronous circuitry to achieve high performance and low power operation.

On-chip latches are provided for addresses, data input and data output allowing efficient interfacing with microprocessor systems. The data output can be forced to a high impedance state for use in expanded memory arrays.


Gated inputs allow lower operating current and also eliminate the need for pull up or pull down resistors. The HM-6504 is a fully static RAM and may be maintained in any state for an indefinite period of time.


Data retention supply voltage and supply current are guaranteed over temperature.

## **Ordering Information**


120ns	200ns	300ns	TEMP. RANGE	PACKAGE	PKG. NO.
-	HM3-6504B-9	HM3-6504-9	-40°C to +85°C	PDIP	E18.3
HM1-6504S-9	HM1-6504B-9	HM1-6504-9	-40°C to +85°C	CERDIP	F18.3
24501BVA	-	-	-	JAN#	F18.3
810240IVA	8102403VA	8102405VA	-	SMD#	F18.3
-	-	HM4-6504-9	-40°C to+85°C	CLCC	J18.B

## **Pinouts**






PIN	DESCRIPTION					
Α	Address Input					
Ē	Chip Enable					
W	Write Enable					
D	Data Input					
Q	Data Output					



# Functional Diagram



#### NOTES:

- 13. All lines active high-positive logic.
- 14. Three-state Buffers: A high  $\rightarrow$  output active.
- 15. Control and Data Latches: L low  $\rightarrow$  Q = D and Q latches on rising edge of L.
- 16. Address Latches: Latch on falling edge of E.
- 17. Gated Decoders: Gate on rising edge of G.

#### HM-6504

## **Absolute Maximum Ratings**

# 

#### **Thermal Information**

Thermal Resistance (Typical)	$\theta_{\sf JA}$	$\theta$ JC
CERDIP Package	75°C/W	15°C/W
PDIP Package	75°C/W	N/A
CLCC Package	90°C/W	33°C/W
Maximum Storage Temperature Range	65	<sup>o</sup> C to +150 <sup>o</sup> C
Maximum Junction Temperature		
Ceramic Package		+175 <sup>0</sup> C
Plastic Package		+150 <sup>0</sup> C
Maximum Lead Temperature (Soldering 1	0s)	+300 <sup>0</sup> C

#### **Die Characteristics**

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## **Operating Conditions**

**DC Electrical Specifications**  $V_{CC} = 5V \pm 10\%$ ;  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$  (HM-6504B-9, HM-6504-9)  $T_A = -55^{\circ}C$  to  $+125^{\circ}C$  (HM-6504B-8, HM-6504-8)

SYMBOL	PARAMETE	MIN	MAX	UNITS	TEST CONDITIONS	
ICCSB	Standby Supply Current	HM-6504-9	-	25	μΑ	$IO = 0mA$ , $\overline{E} = V_{CC} - 0.3V$ ,
		HM-6504-8	-	50	μΑ	V <sub>CC</sub> = 5.5V
ICCOP	Operating Supply Current (Note 1)	-	7	mA	$\overline{E}$ = 1MHz, IO = 0mA, VI = GND, V <sub>CC</sub> = 5.5V	
ICCDR	Data Retention Supply	HM-6504-9	-	15	μΑ	$IO = 0mA$ , $V_{CC} = 2.0V$ , $\overline{E} = V_{CC}$
	Current	HM-6504-8	-	25	μΑ	
VCCDR	Data Retention Supply Vol	2.0	-	V		
II	Input Leakage Current	Input Leakage Current			μΑ	$VI = V_{CC}$ or GND, $V_{CC} = 5.5V$
IOZ	Output Leakage Current	Output Leakage Current		+1.0	μΑ	$VO = V_{CC}$ or GND, $V_{CC} = 5.5V$
VIL	Input Low Voltage		-0.3	0.8	V	V <sub>CC</sub> = 4.5V
VIH	Input High Voltage		V <sub>CC</sub> -2.0	V <sub>CC</sub> +0.3	V	V <sub>CC</sub> = 5.5V
VOL	Output Low Voltage		-	0.4	V	IO = 2.0mA, V <sub>CC</sub> = 4.5V
VOH1	Output High Voltage	2.4	-	V	IO = -1.0mA, V <sub>CC</sub> = 4.5V	
VOH2	Output High Voltage (Note	2)	V <sub>CC</sub> -0.4	-	V	IO = -100μA, V <sub>CC</sub> = 4.5V

## Capacitance $T_A = +25^{\circ}C$

SYMBOL	PARAMETER	MAX	UNITS	TEST CONDITIONS
CI	Input Capacitance (Note 2)	8	pF	f = 1MHz, All measurements are
СО	Output Capacitance (Note 2)	10	pF	referenced to device GND

#### NOTES:

- 1. Typical derating 5mA/MHz increase in ICCOP.
- 2. Tested at initial design and after major design changes.

#### HM-6504

AC Electrical Specifications  $V_{CC} = 5V \pm 10\%$ ;  $T_A = -40^{\circ} C$  to  $+85^{\circ} C$  (HM-6504S-9, HM-6504B-9, HM-6504-9)  $T_A = -55^{\circ} C$  to  $+125^{\circ} C$  (HM-6504B-8, HM-6504-8)

			НМ-6	504S	НМ-6	504B	НМ-	6504		TEST
S	MBOL	PARAMETER	MIN MAX		MIN MAX		MIN MAX		UNITS	CONDITIONS
(1)	TELQV	Chip Enable Access Time	-	120	-	200	-	300	ns	(Notes 1, 3)
(2)	TAVQV	Address Access Time	-	120	-	220	-	320	ns	(Notes 1, 3, 4)
(3)	TELQX	Chip Enable Output Enable Time	5	-	5	-	5	-	ns	(Notes 2, 3)
(4)	TEHQZ	Chip Enable Output Disable Time	-	50	-	80	-	100	ns	(Notes 2, 3)
(5)	TELEH	Chip Enable Pulse Negative Width	120	-	200	-	300	-	ns	(Notes 1, 3)
(6)	TEHEL	Chip Enable Pulse Positive Width	50	-	90	-	120	-	ns	(Notes 1, 3)
(7)	TAVEL	Address Setup Time	0	-	20	-	20	-	ns	(Notes 1, 3)
(8)	TELAX	Address Hold Time	40	-	50	-	50	-	ns	(Notes 1, 3)
(9)	TWLWH	Write Enable Pulse Width	20	-	60	-	80	-	ns	(Notes 1, 3)
(10)	TWLEH	Write Enable Pulse Setup Time	70	-	150	-	200	-	ns	(Notes 1, 3)
(11)	TWLEL	Early Write Pulse Setup Time	0	-	0	-	0	-	ns	(Notes 1, 3)
(12)	TWHEL	Write Enable Read Mode Setup Time	0	-	0	=	0	-	ns	(Notes 1, 3)
(13)	TELWH	Early Write Pulse Hold Time	40	-	60	-	80	-	ns	(Notes 1, 3)
(14)	TDVWL	Data Setup Time	0	-	0	-	0	-	ns	(Notes 1, 3)
(15)	TDVEL	Early Write Data Setup Time	0	-	0	-	0	-	ns	(Notes 1, 3)
(16)	TWLDX	Data Hold Time	25	-	60	-	80	-	ns	(Notes 1, 3)
(17)	TELDX	Early Write Data Hold Time	25	-	60	-	80	-	ns	(Notes 1, 3)
(18)	TELEL	Read or Write Cycle Time	170	-	290	-	420	-	ns	(Notes 1, 3)

## NOTES:

<sup>1.</sup> Input pulse levels: 0.8V to  $V_{CC}$  - 2.0V; Input rise and fall times: 5ns (max); Input and output timing reference level: 1.5V; Output load: 1 TTL gate equivalent,  $C_L$  = 50pF (min) - for  $C_L$  greater than 50pF, access time is derated by 0.15ns per pF.

<sup>2.</sup> Tested at initial design and after major design changes.

<sup>3.</sup>  $V_{CC} = 4.5V$  and 5.5V.

<sup>4.</sup> TAVQV = TELQV + TAVEL.

# **Timing Waveforms**




FIGURE 11. READ CYCLE

#### **TRUTH TABLE**

	INPUTS			OUTPUT	
TIME REFERENCE	Ē	E W A		Q	FUNCTION
-1	Н	X	X	Z	Memory Disabled
0	<u> </u>	Н	V	Z	Cycle Begins, Addresses are Latched
1	L	Н	Х	Х	Output Enabled
2	L	Н	Х	V	Output Valid
3		Н	Х	V	Read Accomplished
4	Н	Х	Х	Z	Prepare for Next Cycle (Same as -1)
5		Н	V	Z	Cycle Ends, Next Cycle Begins (Same as 0)

The address information is latched in the on-chip registers on the falling edge of  $\overline{E}$  (T = 0). Minimum address set-up and hold time requirements must be met. After the required hold time, the addresses may change state without affecting device operation. During time (T = 1) the output becomes

enabled but the data is not valid until during time (T=2).  $\overline{W}$  must remain high for the read cycle. After the output data has been read,  $\overline{E}$  may return high (T=3). This will disable the output buffer and all input and ready the RAM for the next memory cycle (T=4).

# Timing Waveforms (Continued)




FIGURE 12. EARLY WRITE CYCLE

#### **TRUTH TABLE**

	INPUTS				OUTPUT	
TIME REFERENCE	Ē	w	Α	D	Q	FUNCTION
-1	Н	X	Х	Х	Z	Memory Disabled
0		L	V	V	Z	Cycle Begins, Addresses are Latched
1	L	Х	Х	Х	Z	Write in Progress Internally
2		Х	Х	Х	Z	Write Completed
3	Н	Х	Х	Х	Z	Prepare for Next Cycle (Same as - 1)
4		L	V	V	Z	Cycle Ends, Next Cycle Begins (Same as 0)

The early write cycle is the only cycle where the output is guaranteed not to become active. On the falling edge of  $\overline{E}$  (T = 0), the addresses, the write signal, and the data input are latched in on-chip registers. The logic value of  $\overline{W}$  at the time  $\overline{E}$  falls, determines the state of the output buffer for that cycle. Since  $\overline{W}$  is low when  $\overline{E}$  falls, the output buffer is latched into the high impedance state and will remain in that

state until  $\overline{E}$  returns high (T = 2). For this cycle, the data input is latched by  $\overline{E}$  going low; therefore, data set-up and hold times should be referenced to  $\overline{E}$ . When  $\overline{E}$  (T = 2)

returns to the high state, the output buffer and all inputs are disabled and all signals are unlatched. The device is now ready for the next cycle.

## Timing Waveforms (Continued)




FIGURE 13. LATE WRITE CYCLE

#### **TRUTH TABLE**


TIME	INPUTS				OUTPUTS	
REFERENCE	Ē	w	Α	D	Q	FUNCTION
-1	Н	Х	X	X	Z	Memory Disabled
0	    -	Н	V	Х	Z	Cycle Begins, Addresses are Latched
1	L	7	Х	V	Х	Write Begins, Data is Latched
2	L	Н	Х	Х	Х	Write In Progress Internally
3		Н	Х	Х	Х	Write Completed
4	Н	Х	Х	Х	Z	Prepare for Next Cycle (Same as -1)
5	7	Н	V	Х	Z	Cycle Ends, Next Cycle Begins (Same as 0)

The late write cycle is a cross between the early write cycle and the read-modify-write cycle.

Recall that in the early write, the output is guaranteed to remain high impedance, and in the read-modify-write the output is guaranteed valid at access time. The late write is

between these two cases. With this cycle the output may become active, and may become valid data, or may remain active but undefined. Valid data is written into the RAM if data setup, data hold, write setup and write pulse widths are observed.

## Test Load Circuit



#### NOTE:

1. Test head capacitance includes stray and jig capacitance.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

ntersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time withou notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may resul from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## Sales Office Headquarters

## NORTH AMERICA

Intersil Corporation 7585 Irvine Center Drive Suite 100 Irvine, CA 92618

TEL: (949) 341-7000 FAX: (949) 341-7123 Intersil Corporation 2401 Palm Bay Rd.

Palm Bay, FL 32905 TEL: (321) 724-7000 FAX: (321) 724-7946

#### **EUROPE**

Intersil Europe Sarl Ave. William Graisse, 3 1006 Lausanne Switzerland TEL: +41 21 6140560

FAX: +41 21 6140579

**ASIA** 

Intersil Corporation Unit 1804 18/F Guangdong Water Building 83 Austin Road

TST, Kowloon Hong Kong TEL: +852 2723 6339 FAX: +852 2730 1433