

DESCRIPTION

The HY62V16100-(I)/HY62U16100-(I) is a high-speed, low power and 1M bits CMOS SRAM organized as 65,536 words by 16 bits. The HY62V16100-(I)/ HY62U16100-(I) uses sixteen common input and output lines and has an output enable pin which operates faster than address access time at a read cycle. The device is fabricated using HYUNDAI's advanced CMOS process and designed with high-speed low power circuit technology. It is particularly well suited for being used in high-density and low power system applications.

FEATURES


- Fully static operation and Tri-state output
- TTL compatible inputs and outputs
- Data Byte Control
 - LB : I/O1 ~ I/O8, UB : I/O9 ~ I/O16
- Battery backup(L/LL-part)
 - 2.0V(min) data retention
- Standard pin configuration
 - 44pin 400mil TSOP-II
 - (Standard and Reversed)

Product No.	Supply Voltage(V)	Speed (ns)	Operation Current(mA)	Standby Current(uA)		Temperature. (°C)
				L	LL	
HY62V16100	3.3	85/100/120	5	50	10	0~70(Normal)
HY62V16100-I	3.3	85/100/120	5	50	15	-40~85(E.T.)
HY62U16100	3.0	100/120/150	5	50	10	0~70(Normal)
HY62U16100-I	3.0	100/120/150	5	50	10	-40~85(E.T.)


Note 1. E.T. : Extended Temperature, Normal : Normal Temperature

2. Current value is max.

PIN CONNECTION



BLOCK DIAGRAM



PIN DESCRIPTION

Pin Name	Pin Funtion	Pin Name	Pin Funtion
/CS	Chip Select	I/O1~I/O16	Data Input/Output
/WE	Write Enable	A0~A15	Address Input
/OE	Output Enable	Vcc	Power(3.3V/3.0V)
/LB	Low Byte Control(I/O1~I/O8)	Vss	Ground
/UB	Upper Byte Control(I/O9~I/O16)	NC	No Connection

ORDERING INFORMATION

Part No.	Speed	Power	Temp.	Package
HY62V16100LT2	85/100/120	L-part		TSOP-II Standard
HY62V16100LLT2	85/100/120	LL-part		TSOP-II Standard
HY62V16100LR2	85/100/120	L-part		TSOP-II Reversed
HY62V16100LLR2	85/100/120	LL-part		TSOP-II Reversed
HY62V16100LT2-I	85/100/120	L-part	E.T.	TSOP-II Standard
HY62V16100LLT2-I	85/100/120	LL-part	E.T.	TSOP-II Standard
HY62V16100LR2-I	85/100/120	L-part	E.T.	TSOP-II Reversed
HY62V16100LLR2-I	85/100/120	LL-part	E.T.	TSOP-II Reversed
HY62U16100LT2	100/120/150	L-part		TSOP-II Standard
HY62U16100LLT2	100/120/150	LL-part		TSOP-II Standard
HY62U16100LR2	100/120/150	L-part		TSOP-II Reversed
HY62U16100LLR2	100/120/150	LL-part		TSOP-II Reversed
HY62U16100LT2-I	100/120/150	L-part	E.T.	TSOP-II Standard
HY62U16100LLT2-I	100/120/150	LL-part	E.T.	TSOP-II Standard
HY62U16100LR2-I	100/120/150	L-part	E.T.	TSOP-II Reversed
HY62U16100LLR2-I	100/120/150	LL-part	E.T.	TSOP-II Reversed

Note 1. E.T. : Extended Temperature, Blank : Normal Temperature

ABSOLUTE MAXIMUM RATING (1)

Symbol	Parameter	Rating	Unit	Remark
V _{CC} , V _{IN} , V _{OUT}	Power Supply, Input/Output Voltage	-0.3 to 4.6	V	
T _A	Operating Temperature	0 to 70	°C	HY62V16100
				HY62U16100
		-40 to 85	°C	HY62V16100-I
				HY62U16100-I
T _{STG}	Storage Temperature	-65 to 125	°C	
P _D	Power Dissipation	1.0	W	
I _{OUT}	Data Output Current	50	mA	
T _{SOLDER}	Lead Soldering Temperature & Time	260 • 10	°C•sec	

Note

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and the functional operation of the device under these or any other conditions above those indicated in the operation of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect reliability.

RECOMMENDED DC OPERATING CONDITION

T_A = 0°C to 70°C (Normal)/ -40°C to 85°C (E.T.)

Symbol	Parameter	Product	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	HY62V16100-(I)	3.0	3.3	3.6	V
		HY62U16100-(I)	2.7	3.0	3.3	V
V _{SS}	Ground	HY62V16100-(I) HY62U16100-(I)	0	0	0	V
V _{IH}	Input High Voltage	HY62V16100-(I) HY62U16100-(I)	2.2	-	V _{CC} +0.3	V
V _{IL}	Input Low Voltage	HY62V16100-(I) HY62U16100-(I)	-0.3	-	0.4	V

TRUTH TABLE

/CS	/WE	/OE	/LB	/UB	Mode	I/O Pin		Supply Current
						I/O1~I/O8	I/O9~I/O16	
H	X	X	X	X	Not Selected	Hi-Z	Hi-Z	ISB, ISB1
L	H	H	X	X	Output Disabled	Hi-Z	Hi-Z	I _{CC}
L	X	X	H	H		Hi-Z	Hi-Z	
L	H	L	L	H	Read	DOUT	Hi-Z	I _{CC}
			H	L		Hi-Z	DOUT	
			L	L		DOUT	DOUT	
L	L	X	L	H	Write	DIN	Hi-Z	I _{CC}
			H	L		Hi-Z	DIN	
			L	L		DIN	DIN	

Note:

1. H=V_{IH}, L=V_{IL}, X=don't care

2. UB, LB(Upper, Lower Byte enable)

These active LOW inputs allow individual bytes to be written or read.

When LB is LOW, data is written or read to the lower byte, I/O1 -I/O8.

When UB is LOW, data is written or read to the Upper byte, I/O9 -I/O16.

DC ELECTRICAL CHARACTERISTICS

V_{CC} = 3.3V ± 10%/3.0V ±10%, T_A = 0°C to 70°C (Normal)/ -40°C to 85°C (E.T.), unless otherwise specified

V _{CC} = 3.3V ± 10%/3.0V ± 10%, I _A = 0 °C to 70 °C (Normal) / -40 °C to 85 °C (E.P.), unless otherwise specified								
Symbol	Parameter		Test Condition		Min	Typ	Max	Unit
I _{LI}	Input Leakage Current		V _{SS} ≤ V _{IN} ≤ V _{CC}		-1	-	1	uA
I _{LO}	Output Leakage Current		V _{SS} ≤ V _{OUT} ≤ V _{CC} , /CS = V _{IH} or /OE = V _{IH} or /WE = V _{IL} or /UB = V _{IH} or /LB = V _{IH}		-1	-	1	uA
I _{CC}	Operating Power Supply Current		/CS = V _{IL} , V _{IN} = V _{IH} or V _{IL} I/I/O = 0mA		-	-	5	mA
I _{CC1}	Average Operating Current		/CS = V _{IL} , Min Duty Cycle = 100% I/I/O = 0mA		-	-	50	mA
I _{SB}	TTL Standby Current (TTL Input)		/CS = V _{IH}		-	-	0.5	mA
I _{SB1}	Standby Current (CMOS Input)	HY62V16100	/CS = V _{CC} – 0.2V	L	-	-	50	uA
				LL	-	-	10	uA
		HY62V16100-I		L			50	uA
				LL	-	-	15	uA
		HY62U16100		L	-	-	50	uA
				LL	-	-	10	uA
		HY62U16100-I		L	-	-	50	uA
				LL	-	-	10	uA
V _{OL}	Output Low Voltage		I _{OL} = 2.1mA		-	-	0.4	V
V _{OH}	Output High Voltage		I _{OH} = -1mA		2.2	-	-	V

Note : Typical values are at V_{CC} = 3.3V/3.0V, T_A = 25°C

AC CHARACTERISTICS(I)

V_{CC} = 3.3V ± 10%, T_A = 0°C to 70°C (Normal)/ -40°C to 85°C (E.T.), unless otherwise specified

#	Symbol	Parameter	-85		-10		-12		Unit
			Min.	Max.	Min.	Max.	Min	Max.	
READ CYCLE									
1	tRC	Read Cycle Time	85	-	100	-	120	-	ns
2	tAA	Address Access Time	-	85	-	100	-	120	ns
3	tACS	Chip Select Access Time	-	85	-	100	-	120	ns
4	tOE	Output Enable to Output Valid	-	45	-	50	-	60	ns
5	tBA	/LB, /UB Access Time	-	45	-	50	-	60	ns
6	tCLZ	Chip Select to Output in Low Z	10	-	10	-	10	-	ns
7	tOLZ	Output Enable to Output in Low Z	10	-	10	-	10	-	ns
8	tBLZ	/LB, /UB Enable to Output in Low Z	10	-	10	-	10	-	ns
9	tCHZ	Chip Deselection to Output in High Z	0	30	0	30	0	40	ns
10	tOHZ	Out Disable to Output in High Z	0	30	0	30	0	40	ns
11	tBHZ	/LB, /UB Disable to Output in High Z	0	30	0	30	0	40	ns
12	tOH	Output Hold from Address Change	20	-	20	-	20	-	ns
WRITE CYCLE									
13	tWC	Write Cycle Time	85	-	100	-	120	-	ns
14	tCW	Chip Selection to End of Write	70	-	80	-	100	-	ns
15	tAW	Address Valid to End of Write	70	-	80	-	100	-	ns
16	tBW	/LB, /UB Valid to End of Write	70	-	80	-	100	-	ns
17	tAS	Address Set-up Time	0	-	0	-	0	-	ns
18	tWP	Write Pulse Width	55	-	70	-	85	-	ns
19	tWR	Write Recovery Time	0	-	0	-	0	-	ns
20	tWHZ	Write to Output in High Z	0	30	0	30	0	40	ns
21	tDW	Data to Write Time Overlap	35	-	40	-	50	-	ns
22	tDH	Data Hold from Write Time	0	-	0	-	0	-	ns
23	tOW	Output Active from End of Write	10	-	10	-	10	-	ns

AC CHARACTERISTICS(II)

V_{CC} = 3.0V ± 10%, T_A = 0°C to 70°C (Normal)/ -40°C to 85°C (E.T.), unless otherwise specified


#	Symbol	Parameter	-10		-12		-15		Unit
			Min.	Max.	Min.	Max.	Min	Max.	
READ CYCLE									
1	TRC	Read Cycle Time	100	-	120	-	150	-	ns
2	TAA	Address Access Time	-	100	-	120	-	150	ns
3	TACS	Chip Select Access Time	-	100	-	120	-	150	ns
4	tOE	Output Enable to Output Valid	-	50	-	60	-	75	ns
5	tBA	/LB, /UB Access Time	-	50	-	60	-	75	ns
6	tCLZ	Chip Select to Output in Low Z	10	-	10	-	10	-	ns
7	tOLZ	Output Enable to Output in Low Z	10	-	10	-	10	-	ns
8	tBLZ	/LB, /UB Enable to Output in Low Z	10	-	10	-	10	-	ns
9	tCHZ	Chip Deselection to Output in High Z	0	30	0	40	0	50	ns
10	tOHZ	Out Disable to Output in High Z	0	30	0	40	0	50	ns
11	tBHZ	/LB, /UB Disable to Output in High Z	0	30	0	40	0	50	ns
12	tOH	Output Hold from Address Change	20	-	20	-	20	-	ns
WRITE CYCLE									
13	tWC	Write Cycle Time	100	-	120	-	150	-	ns
14	tCW	Chip Selection to End of Write	80	-	100	-	120	-	ns
15	tAW	Address Valid to End of Write	80	-	100	-	120	-	ns
16	tBW	/LB, /UB Valid to End of Write	80	-	100	-	120	-	ns
17	tAS	Address Set-up Time	0	-	0	-	0	-	ns
18	tWP	Write Pulse Width	70	-	85	-	100	-	ns
19	tWR	Write Recovery Time	0	-	0	-	0	-	ns
20	tWHZ	Write to Output in High Z	0	30	0	40	0	50	ns
21	tDW	Data to Write Time Overlap	40	-	50	-	60	-	ns
22	tDH	Data Hold from Write Time	0	-	0	-	0	-	ns
23	tOW	Output Active from End of Write	10	-	10	-	10	-	ns

AC TEST CONDITIONS

T_A = 0°C to 70°C (Normal) / -40°C to 85°C (E.T.), unless otherwise specified

PARAMETER	Value
Input Pulse Level	0.4V to 2.2V
Input Rise and Fall Time	5ns
Input and Output Timing Reference Level	1.5V
Output Load	CL = 100pF + 1TTL Load

AC TEST LOADS



Note : Including jig and scope capacitance

CAPACITANCE


Temp = 25°C, f= 1.0MHz

Symbol	Parameter	Condition	Max.	Unit
C _{IN}	Input Capacitance(ADD, /CS, /WE, /OE, /LB, /UB)	V _{IN} = 0V	6	pF
C _{OUT}	Output Capacitance(I/O)	V _{I/O} = 0V	8	pF


Note : This parameter is sampled and not 100% not tested


TIMING DIAGRAM

READ CYCLE 1(Note 1)




READ CYCLE 2(Note 1,2,4)




READ CYCLE 3(Note 1,3,4)

Notes:

1. $\overline{WE}$ is high for the Read Cycle.
2. Device is continuously selected. $\overline{CS} = V_{IL}$
3. Address valid is prior to or coincident with $\overline{CS}$ transition low
4. $\overline{OE} = V_{IL}$
5. Transition is measured + 200mV from steady state voltage.
This parameter is sampled and not 100% tested.

WRITE CYCLE 1


WRITE CYCLE 2 (Note 5)



Notes:


1. A write occurs during the overlap(tWP) of a low /CS and low /WE .
2. tWR is measured from the earlier of /CS, /LB, /UB, or /WE going high to the end of write cycle.
3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the output must not be applied.
4. If the /CS, /LB and /UB low transition occur simultaneously with the /WE low transition or after the /WE transition, outputs remain in a high impedance state.
5. /OE is continuously low(/OE=V_{IL})
6. Q(data out) is the same phase with the write data of this write cycle.
7. Q(data out) is the read data of the next address.
8. If /CS is low during this period, I/O pins are in the output state.
Then the data input signals of opposite phase to the outputs must not be applied to them.
9. Transition is measured +200mV from steady state.
This parameter is sampled and not 100% tested.

DATA RETENTION ELECTRIC CHARATERISTIC

T_A = 0°C to 70°C (Normal)/ -40°C to 85°C (E.T.)

Symbol	Parameter		Test Condition	Min	Typ	Max	Unit
VDR	Vcc for Data Retention			2	-	-	V
ICCDR	Data Retention Current	HY62V16100	V _{CC} = 3.0V, /CS ≥ V _{CC} - 0.2V V _{SS} ≤ V _{IN} ≤ V _{CC}	L	-	30	μA
				LL	-	10	μA
		HY62V16100-I		L	-	30	μA
				LL	-	15	μA
		HY62U16100		L	-	30	μA
				LL	-	10	μA
		HY62U16100-I		L	-	30	μA
				LL	-	15	μA
tCDR	Chip Deselect to Data Retention Time			0	-	-	ns
tR	Operating Recovery Time			5	-	-	ms

DATA RETENTION TIMING DIAGRAM



Note :

1. 3.0V : HY62V16100 and HY62V16100-I
2. 2.7V : HY62U16100 and HY62U16100-I

RELIABILITY SPEC.

TEST MODE		TEST SPEC.
ESD	HBM	≥ 2000V
	MM	≥ 250V
LATCH - UP		≤ -100mA
		≥ 100mA

PACKAGE INFORMATION

44pin 400mil Thin Small Outline Package

