

# DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

## HEF40195B

### MSI

## 4-bit universal shift register

Product specification  
File under Integrated Circuits, IC04

January 1995

4-bit universal shift register



HEF40195B

MSI

DESCRIPTION

The HEF40195B is a fully synchronous edge-triggered 4-bit shift register with a clock input (CP), four synchronous parallel data inputs ( $P_0$  to  $P_3$ ), two synchronous serial data inputs ( $J$ ,  $\bar{K}$ ), a synchronous parallel enable input ( $\overline{PE}$ ), buffered parallel outputs from all 4-bit positions ( $O_0$  to  $O_3$ ), a buffered inverted output from the last bit position ( $\bar{O}_3$ ) and an overriding asynchronous master reset input ( $\overline{MR}$ ). Each register stage is of a D-type master-slave flip-flop. Operation is synchronous (except for  $\overline{MR}$ ) and is edge-triggered on the LOW to HIGH transition of the CP

input. When  $\overline{PE}$  is LOW, data are loaded into the register from  $P_0$  to  $P_3$  on the LOW to HIGH transition of CP. When  $\overline{PE}$  is HIGH, data are shifted into the first register position from  $J$  and  $\bar{K}$  and all the data in the register are shifted one position to the right on the LOW to HIGH transition of CP. D-type entry is obtained by interconnecting  $J$  and  $\bar{K}$ . When  $J$  is HIGH and  $\bar{K}$  is LOW, the first stage is in the toggle mode. When  $J$  is LOW and  $\bar{K}$  is HIGH, the first stage is in the hold mode. A LOW on  $\overline{MR}$  resets all four bit positions ( $O_0$  to  $O_3$  = LOW,  $\bar{O}_3$  = HIGH) independent of all other input conditions.



- HEF40195BP(N): 16-lead DIL; plastic (SOT38-1)
- HEF40195BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)
- HEF40195BT(D): 16-lead SO; plastic (SOT109-1)
- ( ): Package Designator North America

**FAMILY DATA, I<sub>DD</sub> LIMITS category MSI**  
See Family Specifications

4-bit universal shift register

HEF40195B  
MSI




Fig.3 Logic diagram.

## 4-bit universal shift register

HEF40195B  
MSI

## PINNING

|                              |                                          |
|------------------------------|------------------------------------------|
| $\overline{\text{PE}}$       | parallel enable input (active LOW)       |
| $\text{P}_0$ to $\text{P}_3$ | parallel data inputs                     |
| $\text{J}$                   | first stage J-input (active HIGH)        |
| $\overline{\text{K}}$        | first stage K-input (active LOW)         |
| $\text{CP}$                  | clock input (LOW to HIGH edge triggered) |
| $\overline{\text{MR}}$       | master reset input (active LOW)          |
| $\text{O}_0$ to $\text{O}_3$ | buffered parallel outputs                |
| $\overline{\text{O}}_3$      | buffered inverted output from last stage |

## FUNCTION TABLE

| OPERATING MODE      | INPUTS ( $\overline{\text{MR}} = \text{HIGH}$ ) |            |                       |              |              |              |              | OUTPUTS AT $t_{n+1}$    |              |              |              |                         |
|---------------------|-------------------------------------------------|------------|-----------------------|--------------|--------------|--------------|--------------|-------------------------|--------------|--------------|--------------|-------------------------|
|                     | $\overline{\text{PE}}$                          | $\text{J}$ | $\overline{\text{K}}$ | $\text{P}_0$ | $\text{P}_1$ | $\text{P}_2$ | $\text{P}_3$ | $\text{O}_0$            | $\text{O}_1$ | $\text{O}_2$ | $\text{O}_3$ | $\overline{\text{O}}_3$ |
| shift mode          | H                                               | L          | L                     | X            | X            | X            | X            | L                       | $\text{O}_0$ | $\text{O}_1$ | $\text{O}_2$ | $\overline{\text{O}}_2$ |
|                     | H                                               | L          | H                     | X            | X            | X            | X            | $\text{O}_0$            | $\text{O}_0$ | $\text{O}_1$ | $\text{O}_2$ | $\overline{\text{O}}_2$ |
|                     | H                                               | H          | L                     | X            | X            | X            | X            | $\overline{\text{O}}_0$ | $\text{O}_0$ | $\text{O}_1$ | $\text{O}_2$ | $\overline{\text{O}}_2$ |
|                     | H                                               | H          | H                     | X            | X            | X            | X            | H                       | $\text{O}_0$ | $\text{O}_1$ | $\text{O}_2$ | $\overline{\text{O}}_2$ |
| parallel entry mode | L                                               | X          | X                     | L            | L            | L            | L            | L                       | L            | L            | L            | H                       |
|                     | L                                               | X          | X                     | H            | H            | H            | H            | H                       | H            | H            | H            | L                       |

## Notes

1. H = HIGH state (the more positive voltage)
2. L = LOW state (the less positive voltage)
3. X = state is immaterial
4.  $t_{n+1}$  = state after next LOW to HIGH transition of CP

## 4-bit universal shift register

HEF40195B  
MSI

## AC CHARACTERISTICS

 $V_{SS} = 0$  V;  $T_{amb} = 25$  °C;  $C_L = 50$  pF; input transition times  $\leq 20$  ns

|                                 | V <sub>DD</sub><br>V | SYMBOL           | MIN. | TYP. | MAX. | TYPICAL EXTRAPOLATION<br>FORMULA |                                     |
|---------------------------------|----------------------|------------------|------|------|------|----------------------------------|-------------------------------------|
| Propagation delays              |                      |                  |      |      |      |                                  |                                     |
| CP → O <sub>n</sub>             | 5                    | t <sub>PHL</sub> |      | 105  | 215  | ns                               | 78 ns + (0,55 ns/pF) C <sub>L</sub> |
| HIGH to LOW                     | 10                   |                  |      | 50   | 95   | ns                               | 39 ns + (0,23 ns/pF) C <sub>L</sub> |
|                                 | 15                   |                  |      | 35   | 65   | ns                               | 27 ns + (0,16 ns/pF) C <sub>L</sub> |
| LOW to HIGH                     | 5                    | t <sub>PLH</sub> |      | 90   | 180  | ns                               | 63 ns + (0,55 ns/pF) C <sub>L</sub> |
|                                 | 10                   |                  |      | 45   | 85   | ns                               | 34 ns + (0,23 ns/pF) C <sub>L</sub> |
|                                 | 15                   |                  |      | 30   | 60   | ns                               | 22 ns + (0,16 ns/pF) C <sub>L</sub> |
| CP → $\overline{O}_3$           | 5                    | t <sub>PHL</sub> |      | 125  | 255  | ns                               | 98 ns + (0,55 ns/pF) C <sub>L</sub> |
| HIGH to LOW                     | 10                   |                  |      | 50   | 100  | ns                               | 39 ns + (0,23 ns/pF) C <sub>L</sub> |
|                                 | 15                   |                  |      | 35   | 70   | ns                               | 27 ns + (0,16 ns/pF) C <sub>L</sub> |
| LOW to HIGH                     | 5                    | t <sub>PLH</sub> |      | 120  | 240  | ns                               | 93 ns + (0,55 ns/pF) C <sub>L</sub> |
|                                 | 10                   |                  |      | 50   | 105  | ns                               | 39 ns + (0,23 ns/pF) C <sub>L</sub> |
|                                 | 15                   |                  |      | 35   | 75   | ns                               | 27 ns + (0,16 ns/pF) C <sub>L</sub> |
| $\overline{MR} \rightarrow O_n$ | 5                    | t <sub>PHL</sub> |      | 100  | 205  | ns                               | 73 ns + (0,55 ns/pF) C <sub>L</sub> |
| HIGH to LOW                     | 10                   |                  |      | 45   | 90   | ns                               | 34 ns + (0,23 ns/pF) C <sub>L</sub> |
|                                 | 15                   |                  |      | 30   | 65   | ns                               | 22 ns + (0,16 ns/pF) C <sub>L</sub> |
| LOW to HIGH                     | 5                    | t <sub>PLH</sub> |      | 125  | 235  | ns                               | 98 ns + (0,55 ns/pF) C <sub>L</sub> |
|                                 | 10                   |                  |      | 55   | 115  | ns                               | 44 ns + (0,23 ns/pF) C <sub>L</sub> |
|                                 | 15                   |                  |      | 40   | 85   | ns                               | 32 ns + (0,16 ns/pF) C <sub>L</sub> |
| Output transition times         |                      |                  |      |      |      |                                  |                                     |
| HIGH to LOW                     | 5                    | t <sub>THL</sub> |      | 60   | 120  | ns                               | 10 ns + (1,0 ns/pF) C <sub>L</sub>  |
|                                 | 10                   |                  |      | 30   | 60   | ns                               | 9 ns + (0,42 ns/pF) C <sub>L</sub>  |
|                                 | 15                   |                  |      | 20   | 40   | ns                               | 6 ns + (0,28 ns/pF) C <sub>L</sub>  |
| LOW to HIGH                     | 5                    | t <sub>TLH</sub> |      | 60   | 120  | ns                               | 10 ns + (1,0 ns/pF) C <sub>L</sub>  |
|                                 | 10                   |                  |      | 30   | 60   | ns                               | 9 ns + (0,42 ns/pF) C <sub>L</sub>  |
|                                 | 15                   |                  |      | 20   | 40   | ns                               | 6 ns + (0,28 ns/pF) C <sub>L</sub>  |

## 4-bit universal shift register

HEF40195B  
MSI

## AC CHARACTERISTICS

 $V_{SS} = 0\text{ V}$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ;  $C_L = 50\text{ pF}$ ; input transition times  $\leq 20\text{ ns}$ 

|                                                                                                                    | $V_{DD}$<br>V | SYMBOL     | MIN. | TYP. | MAX. |                                    |
|--------------------------------------------------------------------------------------------------------------------|---------------|------------|------|------|------|------------------------------------|
| Set-up times<br>$J, \overline{K} \rightarrow CP$<br><br>$P_n \rightarrow CP$<br><br>$\overline{PE} \rightarrow CP$ | 5             |            | 70   | 35   | ns   | see also waveforms<br>Figs 4 and 5 |
|                                                                                                                    | 10            | $t_{su}$   | 20   | 10   | ns   |                                    |
|                                                                                                                    | 15            |            | 10   | 5    | ns   |                                    |
|                                                                                                                    | 5             |            | 85   | 40   | ns   |                                    |
|                                                                                                                    | 10            | $t_{su}$   | 25   | 10   | ns   |                                    |
|                                                                                                                    | 15            |            | 10   | 5    | ns   |                                    |
|                                                                                                                    | 5             |            | 115  | 55   | ns   |                                    |
|                                                                                                                    | 10            | $t_{su}$   | 45   | 20   | ns   |                                    |
|                                                                                                                    | 15            |            | 30   | 15   | ns   |                                    |
| Hold times<br>$J, \overline{K} \rightarrow CP$<br><br>$P_n \rightarrow CP$<br><br>$\overline{PE} \rightarrow CP$   | 5             |            | 15   | -20  | ns   |                                    |
|                                                                                                                    | 10            | $t_{hold}$ | 5    | -5   | ns   |                                    |
|                                                                                                                    | 15            |            | 0    | -5   | ns   |                                    |
|                                                                                                                    | 5             |            | 20   | -25  | ns   |                                    |
|                                                                                                                    | 10            | $t_{hold}$ | 10   | -5   | ns   |                                    |
|                                                                                                                    | 15            |            | 0    | -5   | ns   |                                    |
|                                                                                                                    | 5             |            | 10   | -50  | ns   |                                    |
|                                                                                                                    | 10            | $t_{hold}$ | 5    | -20  | ns   |                                    |
|                                                                                                                    | 15            |            | 5    | -10  | ns   |                                    |
| Minimum clock<br>pulse width; LOW                                                                                  | 5             |            | 60   | 30   | ns   |                                    |
|                                                                                                                    | 10            | $t_{WCPL}$ | 25   | 10   | ns   |                                    |
|                                                                                                                    | 15            |            | 20   | 10   | ns   |                                    |
| Minimum $\overline{MR}$<br>pulse width; HIGH                                                                       | 5             |            | 100  | 50   | ns   |                                    |
|                                                                                                                    | 10            | $t_{WMRL}$ | 40   | 20   | ns   |                                    |
|                                                                                                                    | 15            |            | 30   | 15   | ns   |                                    |
| Recovery time<br>for $\overline{MR}$                                                                               | 5             |            | 30   | 10   | ns   |                                    |
|                                                                                                                    | 10            | $t_{RMR}$  | 15   | 5    | ns   |                                    |
|                                                                                                                    | 15            |            | 15   | 5    | ns   |                                    |
| Maximum clock<br>pulse frequency                                                                                   | 5             |            | 5    | 10   | MHz  |                                    |
|                                                                                                                    | 10            | $f_{max}$  | 14   | 28   | MHz  |                                    |
|                                                                                                                    | 15            |            | 19   | 39   | MHz  |                                    |

4-bit universal shift register

HEF40195B  
MSI

|                                                 | $V_{DD}$<br>V | TYPICAL FORMULA FOR P ( $\mu$ W)               |                                                                                                                                                                         |
|-------------------------------------------------|---------------|------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Dynamic power<br>dissipation per<br>package (P) | 5             | $1900 f_i + \sum (f_o C_L) \times V_{DD}^2$    | where<br>$f_i$ = input freq. (MHz)<br>$f_o$ = output freq. (MHz)<br>$C_L$ = load capacitance (pF)<br>$\sum (f_o C_L)$ = sum of outputs<br>$V_{DD}$ = supply voltage (V) |
|                                                 | 10            | $8300 f_i + \sum (f_o C_L) \times V_{DD}^2$    |                                                                                                                                                                         |
|                                                 | 15            | $22\,800 f_i + \sum (f_o C_L) \times V_{DD}^2$ |                                                                                                                                                                         |




Fig.4 Waveforms showing set-up times, hold times for J,  $\bar{K}$  and  $P_n$  inputs; minimum  $\bar{MR}$  pulse width,  $\bar{MR}$  to output delays and  $\bar{MR}$  to CP recovery time; minimum CP pulse width and CP to output delays. Set-up and hold times are shown as positive values but may be specified as negative values.

## 4-bit universal shift register


HEF40195B  
MSI

Fig.5 Waveforms showing set-up and hold times for  $\overline{PE}$  input. Set-up and hold times are shown as positive values but may be specified as negative values.

**APPLICATION INFORMATION**

Some examples of applications for the HEF40195B are:

- Serial data transfer
- Parallel data transfer
- Serial to parallel data transfer
- Parallel to serial data transfer