## Silicon N Channel MOS FET Series Power Switching

# **HITACHI**


ADE-208-689 (Z) Target specification 1st. Edition Nov. 1998

This FET has the over temperature shut—down capability sensing to the junction temperature. This FET has the built—in over temperature shut—down circuit in the gate area. And this circuit operation to shut—down the gate voltage in case of high junction temperature like applying over power consumption, over current etc.

#### **Features**

- Logic level operation (4 to 6 V Gate drive)
- High endurance capability against to the short circuit
- Built-in the over temperature shut-down circuit
- Latch type shut–down operation (Need 0 voltage recovery)

#### **Outline**





# **Absolute Maximum Ratings** ( $Ta = 25^{\circ}C$ )

Item	Symbol	Ratings	Unit
Drain to source voltage	V <sub>DSS</sub>	60	V
Gate to source voltage	$V_{\rm GSS}$	16	V
Gate to source voltage	$V_{GSS}$	-2.5	V
Drain current	I <sub>D</sub>	3	A
Drain peak current	I Note1	6	A
Body-drain diode reverse drain current	I <sub>DR</sub>	3	A
Channel dissipation	Pch Note2	2	W
Channel dissipation	Pch Note3	3	W
Channel temperature	Tch	150	°C
Storage temperature	Tstg	-55 to +150	°C

Note: 1. PW  $\leq$  10 $\mu$ s, duty cycle  $\leq$  1 %

- 2. 1 Drive operation ÅFWhen using the glass epoxy board (FR4 40 x 40 x 1.6mm), PW  $\leq$  10s
- 3. 2 Drive operation ÅFWhen using the glass epoxy board (FR4 40 x 40 x 1.6mm), PW  $\leq$  10s

### **Typical Operation Characteristics**

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Input voltage	V <sub>IH</sub>	3.5	_	_	V	
	V <sub>IL</sub>	_	_	1.2	V	
Input current	I <sub>IH1</sub>	_	_	100	μΑ	Vi = 8V, V <sub>DS</sub> = 0
(Gate non shut down)	I <sub>IH2</sub>	_	_	50	μΑ	$Vi = 3.5V, V_{DS} = 0$
	I <sub>IL</sub>	_	_	1	μΑ	$Vi = 1.2V, V_{DS} = 0$
Input current	I <sub>IH(sd)1</sub>	_	0.8	_	mA	Vi = 8V, V <sub>DS</sub> = 0
(Gate non shut down)	I <sub>IH(sd)2</sub>	_	0.35	_	mA	Vi = 3.5V, V <sub>DS</sub> = 0
Shut down temperature	T <sub>sd</sub>	_	175	_	°C	Channel temperature
Gate operation voltage	V <sub>OP</sub>	3.5	_	12	V	


### **Electrical Characteristics** (Ta = 25°C)

Item	Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>
Drain current	I <sub>D1</sub>	3	_	_	Α	$V_{GS} = 3.5V, V_{DS} = 2V$
Drain current	I <sub>D2</sub>	_	_	10	mA	$V_{GS} = 1.2V, V_{DS} = 2V$
Drain to source breakdown voltage	$V_{(BR)DSS}$	60	_	_	V	$I_{D} = 10 \text{mA}, V_{GS} = 0$
Gate to source breakdown voltage	$V_{(BR)GSS}$	16	_	_	V	$I_G = (300 \mu A), V_{DS} = 0$
Gate to source breakdown voltage	$V_{(BR)GSS}$	-2.5	_	_	V	$I_{G} = (-100\mu\text{A}), V_{DS} = 0$
Gate to source leak current	I <sub>GSS1</sub>	_	_	100	μΑ	$V_{GS} = 8V$ , $V_{DS} = 0$
	I <sub>GSS2</sub>	_	_	50	μΑ	$V_{GS} = 3.5V, V_{DS} = 0$
	I <sub>GSS3</sub>	_	_	1	μΑ	$V_{GS} = 1.2V, V_{DS} = 0$
	I <sub>GSS4</sub>	_	_	-100	μΑ	$V_{GS} = -2.4V, V_{DS} = 0$
Input current (shut down)	I <sub>GS(op)1</sub>	_	0.8	_	mA	$V_{GS} = 8V$ , $V_{DS} = 0$
	I <sub>GS(op)2</sub>	_	0.35	_	mA	$V_{GS} = 3.5V, V_{DS} = 0$
Zero gate voltege drain current	I <sub>DSS</sub>	_	_	250	μΑ	$V_{DS} = 50 \text{ V}, V_{GS} = 0$
Gate to source cutoff voltage	$V_{GS(off)}$	1.0	_	2.25	V	$I_D = 1 \text{mA}, V_{DS} = 10 \text{V}$
Static drain to source on state resistance	$R_{\scriptscriptstyle DS(on)}$	_	160	240	mΩ	$I_D = 2A$ , $V_{GS} = 4V^{Note3}$
Static drain to source on state resistance	R <sub>DS(on)</sub>	_	70	100	mΩ	$I_{\rm D} = 2A, V_{\rm GS} = 10V^{\rm Note3}$
Forward transfer admittance	y <sub>fs</sub>	(3)	(6)	_	S	$I_{D} = 2A, V_{DS} = 10V^{Note3}$
Output capacitance	Coss	_	210	_	pF	$V_{DS} = 10V , V_{GS} = 0$ f = 1 MHz
Turn-on delay time	t <sub>d(on)</sub>	_	(1.4)	_	μs	$I_{D} = 2A, V_{GS} = 5V$
Rise time	t <sub>r</sub>	_	(7.2)	_	μs	$R_L = 15\Omega$
Turn-off delay time	t <sub>d(off)</sub>	_	(5.4)	_	μs	_
Fall time	t <sub>f</sub>	_	(6)	_	μs	
Body-drain diode forward voltage	$V_{DF}$	_	(8.0)	_	V	$I_F = 3A$ , $V_{GS} = 0$
Body-drain diode reverse recovery time	t <sub>rr</sub>	_	( )	_	ns	$I_F = 3A$ , $V_{GS} = 0$ diF/ dt =50A/ $\mu$ s
Over load shut down	t <sub>os1</sub>	_	( )	_	ms	$V_{GS} = 5V, V_{DD} = 12V$
operation time Note4	t <sub>os2</sub>		( )		ms	$V_{GS} = 5V, V_{DD} = 24V$

Note: 3. Pulse test


4. Include the time shiff based on increasing of chennel temperature when operete under over load condition.

#### **Main Characteristics**



### **Package Dimensions**

Unit: mm



#### **Cautions**

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

# HITACHI

Semiconductor & IC Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL NorthAmerica

http:semiconductor.hitachi.com/ http://www.hitachi-eu.com/hel/ecg http://www.has.hitachi.com.sg/grp3/sicd/index.htm http://www.hitachi.com.tw/E/Product/SICD\_Frame.htm http://www.hitachi.com.hk/eng/bo/grp3/index.htm http://www.hitachi.co.jp/Sicd/indx.htm Europe Asia (Singapore) Asia (Taiwan) Asia (HongKong)

Japan

For further information write to:
Hitachi Semiconductor
(America) Inc.
2000 Sierra Point Parkway
Brisbane, CA 94005-1897
D-38622 Feldkirchen, Munich (America) Inc. 2000 Sierra Point Parkway Brisbane, CA 94005-1897 Tel: <1> (800) 285-1601 Fax: <1> (303) 297-0447

Germany Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00

Hitachi Europe Ltd.

Electronic Components Group. Whitebrook Park Lower Cookham Road

Maidenhead Berkshire SL6 8YA, United Kingdom

Tel: <44> (1628) 585000 Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd.

Taipei Branch Office
3F, Hung Kuo Building. No.167,
Tun-Hwa North Road, Taipei (105)
Tel: <886> (2) 2718-3666
Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, //r., North Tower, Worth Finance Center, Harbour City, Canton Road, Tsim Sha Tsui, Kowloon, Hong Kong Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.