



HYM532410B M-Series

4Mx32 bit FP DRAM MODULE
based on 4Mx4 DRAM, 5V, 2K-Refresh

GENERAL DESCRIPTION

The HYM532410B M-Series is a 4Mx32-bit Fast Page mode CMOS DRAM module consisting of eight HY5117400B in 24/26 pin SOJ on a 72 pin glass-epoxy printed circuit board. 0.1μF and 0.01μF decoupling capacitors are mounted for each DRAM.

The HYM532410BM is Tin plated and HYM532410BMG is Gold plated socket type Single In-line Memory Module suitable for easy interchange and addition of 16M byte memory.

FEATURES

- 72-Pin SIMM
- Fast Page Mode Operation
- /CAS-before-/RAS, /RAS-only, Hidden and Self refresh capability
- 2048 refresh cycles / 256ms (SL-part)
2048 refresh cycles / 32ms
- Fast access time and cycle time

Speed	tRAC	tCAC	tPC
50	50ns	13ns	35ns
60	60ns	15ns	40ns
70	70ns	18ns	45ns

- Single power supply of 5.0V ± 10%
- Low power dissipation

Max. self-refresh : 13.2mW (SL-part)
Max. battery back-up : 22.0mW (SL-part)
Max. CMOS standby : 13.2mW (SL-part)
44.0mW


Max. TTL standby : 88.0mW
Max. operating

Speed	Power
50	6.38W
60	5.28W
70	4.40W

- TTL compatible inputs and outputs
- JEDEC standard pinout

ORDERING INFORMATION

PART NUMBER	SPEED	FEATURES	PACKAGE	PLATING
HYM532410BM	50/60/70	FP, 2K, 5V, SOJ	SIMM	Tin
HYM532410BMG	50/60/70	FP, 2K, 5V, SOJ	SIMM	Gold

PIN CONNECTION

PIN DISCRIPTION


/RAS0, /RAS2	Row Address Strobe
/CAS0~/CAS3	Column Address Strobe
/WE	Write Enable
A0~A10	Address Input
DQ0~DQ31	Data Input/Output
PD1~PD4	Presence Detect
VCC	Power (+5V)
VSS	Ground

PIN ASSIGNMENTS

#	NAME	#	NAME
1	VSS	37	NC
2	DQ0	38	NC
3	DQ16	39	VSS
4	DQ1	40	/CAS0
5	DQ17	41	/CAS2
6	DQ2	42	/CAS3
7	DQ18	43	/CAS1
8	DQ3	44	/RAS0
9	DQ19	45	NC
10	VCC	46	NC
11	NC	47	/WE
12	A0	48	NC
13	A1	49	DQ8
14	A2	50	DQ24
15	A3	51	DQ9
16	A4	52	DQ25
17	A5	53	DQ10
18	A6	54	DQ26
19	A10	55	DQ11
20	DQ4	56	DQ27
21	DQ20	57	DQ12
22	DQ5	58	DQ28
23	DQ21	59	VCC
24	DQ6	60	DQ29
25	DQ22	61	DQ13
26	DQ7	62	DQ30
27	DQ23	63	DQ14
28	A7	64	DQ31
29	NC	65	DQ15
30	VCC	66	NC
31	A8	67	PD1
32	A9	68	PD2
33	NC	69	PD3
34	/RAS2	70	PD4
35	NC	71	NC
36	NC	72	VSS

PRESENCE DETECT PINS

Speed	PD1	PD2	PD3	PD4
50	VSS	NC	VSS	VSS
60	VSS	NC	NC	NC
70	VSS	NC	VSS	NC

BLOCK DIAGRAM


ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
TA	Ambient Temperature	0 to 70	°C
TSTG	Storage Temperature	-55 to 150	°C
VIN, VOUT	Voltage on Any Pin relative to VSS	-1.0 to 7.0	V
VCC	Voltage on VCC relative to VSS	-1.0 to 7.0	V
IOS	Short Circuit Output Current	50	mA
PD	Power Dissipation	8	W

NOTE : Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(TA=0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VCC	Power Supply Voltage	4.5	5.0	5.5	V
VIH	Input High Voltage	2.4	-	VCC+1.0	V
VIL	Input Low Voltage	-1.0	-	0.8	V

NOTE : All voltages are referenced to VSS.

DC CHARACTERISTICS

($T_A=0^{\circ}\text{C}$ to 70°C , $V_{CC}=5.0\text{V} \pm 10\%$ and $V_{SS}=0\text{V}$, unless otherwise noted.)

Symbol	Parameter	Test Condition	Speed/ Power	Max. Current	UNIT
				2K Ref	
ICC1	Operating Current	/RAS and /CAS cycling $t_{RC}=t_{RC}$ (min.)	50 60 70	1160 960 800	mA
ICC2	TTL Standby Current	/RAS=/CAS $\geq V_{IH}$ other inputs $\geq V_{SS}$		16	mA
ICC3	/RAS-only Refresh Current	/CAS= V_{IH} , /RAS cycling $t_{RC}=t_{RC}$ (min.)	50 60 70	1160 960 800	mA
ICC4	Fast Page Mode Current	/RAS= V_{IL} , /CAS, Address cycling $t_{PC}=t_{PC}$ (min.)	50 60 70	720 640 560	mA
ICC5	CMOS Standby Current	/RAS = /CAS $\geq V_{CC}-0.2\text{V}$	SL-part	8 2.4	mA mA
ICC6	/CAS-before- /RAS Refresh Current	/RAS and /CAS cycling $t_{RC}=t_{RC}$ (min.)	50 60 70	1160 960 800	mA
ICC7	Battery Back-up Current (SL-part)	$t_{RC} = 125\mu\text{s}$ /CAS = CBR cycling or 0.2V /OE & /WE = $V_{CC} - 0.2\text{V}$ Address = $V_{CC}-0.2\text{V}$ or 0.2V DQ = $V_{CC}-0.2\text{V}$, 0.2V or open	$t_{RAS} \leq 300\text{ns}$	2.4	mA
			$t_{RAS} \leq 1\mu\text{s}$	4	mA
ICC8	Self Refresh Current (SL-part)	/RAS & /CAS = 0.2V Other pins are same as ICC7		2.4	mA

Symbol	Parameter	Test condition	Min.	Max.	UNIT
ILI	Input Leakage current (Any Input)	$V_{SS} \leq V_{IN} \leq V_{CC} + 1.0$ All other pins not under test = V_{SS}	-80	80	μA
ILO	Output Leakage current (Any Input)	$V_{SS} \leq V_{OUT} \leq V_{CC}$ /RAS & /CAS at V_{IH}	-10	10	μA
VOL	Output Low Voltage	$I_{OL} = 4.2\text{mA}$	-	0.4	V
VOH	Output High Voltage	$I_{OH} = -5.0\text{mA}$	2.4	-	V

NOTE

- ICC1, ICC3, ICC4 and ICC6 depend on output loading and cycle rates(t_{RC} and t_{PC}).
- Specified values are obtained with outputs unloaded.
- ICC is specified as an average current. In ICC1, ICC3, ICC6, address can be changed only once while /RAS= V_{IL} . In ICC4, address can be changed maximum once while /CAS= V_{IH} within one Fast Page mode cycle time t_{PC} .
- Only /RAS(max.) = $1\mu\text{s}$ is applied to refresh of battery backup but $t_{RAS}(\text{max.}) = 10\mu\text{s}$ is applied to normal functional operation.
- ICC5(max.) = 2.4mA , ICC7 and ICC8 are applied to SL-part only.

AC CHARACTERISTICS

(T_A=0°C to 70°C, VCC=5.0V ± 10% and VSS=0V, unless otherwise noted.)

#	SYMBOL	PARAMETER	HYM532410B M-Series						UNIT	NOTE
			-50		-60		-70			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	tRC	Random Read or Write Cycle Time	90	-	110	-	130	-	ns	
2	tRWC	Read-Modify-Write Cycle Time	140	-	160	-	180	-	ns	
3	tPC	Fast Page Mode Cycle Time	35	-	40	-	45	-	ns	
4	tPRWC	FP Mode Read-Modify-Write Cycle Time	61	-	70	-	78	-	ns	
5	tRAC	Access Time from /RAS	-	50	-	60	-	70	ns	4,5,6
6	tCAC	Access Time from /CAS	-	13	-	15	-	18	ns	4,5
7	tAA	Access Time from Column Address	-	25	-	30	-	35	ns	4,6
8	tCPA	Access Time from Column Precharge	-	30	-	35	-	40	ns	4
9	tCLZ	/CAS to Output Low Impedance	0	-	0	-	0	-	ns	4
10	tOFF	Out Buffer Turn-Off Delay Time from /CAS	0	10	0	13	0	15	ns	7
11	tT	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	2
12	tRP	/RAS Precharge Time	30	-	40	-	50	-	ns	
13	tRAS	/RAS Pulse Width	50	10K	60	10K	70	10K	ns	
14	tRASP	/RAS Pulse Width (Fast Page Mode)	50	200K	60	200K	70	200K	ns	
15	tRSH	/RAS Hold Time	13	-	15	-	18	-	ns	
16	tCSH	/CAS Hold Time	50	-	60	-	70	-	ns	
17	tCAS	/CAS Pulse Width	13	10K	15	10K	18	10K	ns	
18	tRCD	/RAS to /CAS Delay Time	18	37	20	45	20	52	ns	5
19	tRAD	/RAS to Column Address Delay Time	10	25	15	30	15	35	ns	6
20	tCRP	/CAS to /RAS Precharge Time	5	-	5	-	5	-	ns	10
21	tCP	/CAS Precharge Time	8	-	10	-	10	-	ns	
22	tASR	Row Address Set-up Time	0	-	0	-	0	-	ns	
23	tRAH	Row Address Hold Time	8	-	10	-	10	-	ns	
24	tASC	Column Address Set-up Time	0	-	0	-	0	-	ns	
25	tCAH	Column Address Hold Time	10	-	10	-	10	-	ns	
26	tRAL	Column Address to /RAS Lead Time	25	-	30	-	35	-	ns	
27	tRCS	Read Command Set-up Time	0	-	0	-	0	-	ns	
28	tRCH	Read Command Hold Time Referenced to /CAS	0	-	0	-	0	-	ns	8
29	tRRH	Read Command Hold Time Referenced to /RAS	0	-	0	-	0	-	ns	8
30	tWCH	Write Command Hold Time	8	-	10	-	10	-	ns	
31	tWP	Write Command Pulse Width	8	-	10	-	10	-	ns	
32	tRWL	Write Command to /RAS Lead Time	13	-	15	-	18	-	ns	
33	tCWL	Write Command to /CAS Lead Time	13	-	15	-	18	-	ns	

AC CHARACTERISTICS

(Continued)

#	SYMBOL	PARAMETER	HYM532410B M-Series						UNIT	NOTE
			-50		-60		-70			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
34	tDS	Data-In Set-up Time	0	-	0	-	0	-	ns	9
35	tDH	Data-In Hold Time	10	-	10	-	10	-	ns	9
36	tREF	Refresh Period (2048 cycles)	-	32	-	32	-	32	ms	
		Refresh Period (SL-part)	-	256	-	256	-	256	ms	
37	tWCS	Write Command Set-up Time	0	-	0	-	0	-	ns	9,10
38	tCWD	/CAS to /WE Delay Time	33	-	38	-	43	-	ns	10
39	tRWD	/RAS to /WE Delay Time	70	-	83	-	95	-	ns	10
40	tAWD	Column Address to /WE Delay Time	45	-	53	-	60	-	ns	10
41	tCSR	/CAS Set-up Time (CBR Cycle)	5	-	5	-	5	-	ns	9
42	tCHR	/CAS Hold Time (CBR Cycle)	10	-	10	-	10	-	ns	9
43	tRPC	/RAS to /CAS Precharge Time	5	-	5	-	5	-	ns	9
44	tCPT	/CAS Precharge Time (CBR Counter Test)	15	-	20	-	25	-	ns	
45	tROH	/RAS Hold Time Reference to /OE	10	-	10	-	10	-	ns	
46	tOEA	/OE Access Time	-	13	-	15	-	18	ns	
47	tOED	/OE to Data Delay Time	13	-	15	-	15	-	ns	
48	tOEZ	Output Buffer Turn Off Delay Time from /OE	0	10	0	13	0	15	ns	7
49	tOEH	/OE Command Hold Time	10	-	10	-	10	-	ns	
50	tCPWD	/WE Delay Time from /CAS Precharge	47	-	54	-	62	-	ns	10
51	tRHCP	/RAS Hold Time from /CAS Precharge	30	-	35	-	40	-	ns	
52	tWRP	/WE to /RAS Precharge Time(CBR cycle)	10	-	10	-	10	-	ns	
53	tWRH	/WE to /RAS Hold Time (CBR cycle)	10	-	10	-	10	-	ns	
54	tRASS	/RAS Pulse Width (Self Refresh)	100	-	100	-	100	-	μs	
55	tRPS	/RAS Precharge Time (Self Refresh)	90	-	110	-	130	-	ns	
56	tCHS	/CAS Hold Time (Self Refresh)	-50	-	-50	-	-50	-	ns	

NOTE

1. An initial pause of 200 μ s is required after power-up followed by 8 /RAS only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CBR refresh cycles instead of 8 /RAS only refresh cycles are required.
2. VIH(min.) and VIL(max.) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min.) and VIL(max.)
3. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($T_A = 0$ to 70°C) is assured.
4. Measured at $V_{OH}=2.4\text{V}$ and $V_{OL}=0.4\text{V}$ with a load equivalent to 2 TTL loads and 100pF.
5. Operation within the tRCD(max.) limit insures that tRAC(max.) can be met. tRCD(max.) is specified as a reference point only. If tRCD is greater than the specified tRCD(max.) limit, then access time is controlled by tCAC
6. Operation within the tRAD(max.) limit insures that tRAC(max.) can be met. tRAD(max.) is specified as a reference point only. If tRAD is greater than the specified tRAD(max.) limit, then access time is controlled by tAA
7. tOFF(max.), tOEZ(max.) define the time at which the output achieves the open circuit condition and is not referred to output voltage levels.
8. Either tRCH or tRRH must be satisfied for a read cycle..
9. These parameters are referred to /CAS leading edge in early write cycles and to /WE leading edge in Read-Modify-Write cycles.
10. tWCS, tRWD, tCWD, tAWD and tCPWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $tWCS_i \geq tWCS(\text{min.})$, the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle. If $tCWD \geq tCWD(\text{min.})$, $tRWD \geq tRWD(\text{min.})$ and $tCPWD \geq tCPWD(\text{min.})$, then the cycle is a Read-Modify-Write cycle and data out will contain data read from the selected cell. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.

CAPACITANCE

($T_A=25^{\circ}\text{C}$, $V_{CC}=5.0\text{V} \pm 10\%$, $V_{SS}=0\text{V}$ and $f = 1\text{MHz}$, unless otherwise noted.)

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
CIN1	Input Capacitance (A0~A10)	-	56	pF
CIN2	Input Capacitance (/RAS0, /RAS2)	-	38	pF
CIN3	Input Capacitance (/CAS0~/CAS3)	-	24	pF
CIN4	Input Capacitance (/WE)	-	72	pF
CDQ	Data Input /Output Capacitance (DQ0~DQ31)	-	14	pF

PACKAGE INFORMATION

72 pin Single In-line Memory Module (SOJ Mounted)

UNIT : INCH(mm)
TOLERANCE : $\pm 0.005(0.13)$

