

119- and 209-Pin BGA **1M x 18, 512K x 36, 256K x 72** 200 MHz–133MHz
Commercial Temp **16Mb S/DCD Sync Burst SRAMs** 3.3 V V_{DD}
Industrial Temp 2.5 V or 3.3 V I/O

Features

- FT pin for user-configurable flow through or pipeline operation
- Single/Dual Cycle Deselect selectable
- IEEE 1149.1 JTAG-compatible Boundary Scan
- On-chip read parity checking; even or odd selectable
- ZQ mode pin for user-selectable high/low output drive
- On-chip parity encoding and error detection
- 3.3 V +10%/–5% core power supply
- 2.5 V or 3.3 V I/O supply
- LBO pin for Linear or Interleaved Burst mode
- Internal input resistors on mode pins allow floating mode pins
- Default to SCD x18/x36 Interleaved Pipeline mode
- Byte Write (BW) and/or Global Write (GW) operation
- Internal self-timed write cycle
- Automatic power-down for portable applications
- JEDEC-standard 119- and 209-bump BGA package

		-225	-200	-180	-166	-150	-133	Unit
Flow	t_{KQ}	7.0	7.5	8.0	8.5	10.0	11.0	ns
Through	t_{Cycle}	8.5	10.0	10.0	10.0	10.0	15.0	ns
2-1-1-1	Curr (x18)	205	185	185	185	185	140	mA
	Curr (x36)	240	210	210	210	210	160	mA
	Curr (x72)	325	285	285	285	285	205	mA
Pipeline	t_{KQ}	2.5	3.0	3.2	3.5	3.8	4.0	ns
3-1-1-1	t_{Cycle}	4.4	5.0	5.5	6.0	6.7	7.5	ns
	Curr (x18)	350	315	290	270	250	230	mA
	Curr (x36)	410	370	340	315	290	260	mA
	Curr (x72)	570	515	470	435	400	360	mA

Functional Description

Applications

The GS815218/36/72B is a 18,874,368-bit high performance synchronous SRAM with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications, ranging from DSP main store to networking chip set support.

Controls

Addresses, data I/Os, chip enable ($\overline{E1}$), address burst control inputs (ADSP, ADSC, ADV), and write control inputs (\overline{Bx} , BW, GW) are synchronous and are controlled by a positive-edge-triggered clock input (CK). Output enable (\overline{G}) and power down control (ZZ) are asynchronous inputs. Burst cycles can be initiated with either ADSP or ADSC inputs. In Burst mode, subsequent burst addresses are generated internally and are controlled by ADV. The burst address counter may be configured to count in

either linear or interleave order with the Linear Burst Order (\overline{LBO}) input. The Burst function need not be used. New addresses can be loaded on every cycle with no degradation of chip performance.

Flow Through/Pipeline Reads

The function of the Data Output register can be controlled by the user via the FT mode. Holding the FT mode pin low places the RAM in Flow Through mode, causing output data to bypass the Data Output Register. Holding FT high places the RAM in Pipeline mode, activating the rising-edge-triggered Data Output Register.

SCD and DCD Pipelined Reads

The GS815218/36/72B is a SCD (Single Cycle Deselect) and DCD (Dual Cycle Deselect) pipelined synchronous SRAM. DCD SRAMs pipeline disable commands to the same degree as read commands. SCD SRAMs pipeline deselect commands one stage less than read commands. SCD RAMs begin turning off their outputs immediately after the deselect command has been captured in the input registers. DCD RAMs hold the deselect command for one full cycle and then begin turning off their outputs just after the second rising edge of clock. The user may configure this SRAM for either mode of operation using the SCD mode input.

Byte Write and Global Write

Byte write operation is performed by using Byte Write enable (BW) input combined with one or more individual byte write signals (\overline{Bx}). In addition, Global Write (GW) is available for writing all bytes at one time, regardless of the Byte Write control inputs.

ByteSafe Parity Functions

The GS815218/36/72B features ByteSafe data security functions. See the detailed discussion following.

FLXDrive

The ZQ pin allows selection between high drive strength (ZQ low) for multi-drop bus applications and normal drive strength (ZQ floating or high) point-to-point applications. See the Output Driver Characteristics chart for details.

Sleep Mode

Low power (Sleep mode) is attained through the assertion (High) of the ZZ signal, or by stopping the clock (CK). Memory data is retained during Sleep mode.

Core and Interface Voltages

The GS815218/36/72B operates on a 3.3 V power supply. All input are 3.3 V- and 2.5 V-compatible. Separate output power (V_{DDQ}) pins are used to decouple output noise from the internal circuits and are 3.3 V- and 2.5 V-compatible.

GS815272 Pad Out

209 Bump BGA—Top View

	1	2	3	4	5	6	7	8	9	10	11
A	DQG5	DQG1	A15	E2	$\overline{\text{ADSP}}$	$\overline{\text{ADSC}}$	$\overline{\text{ADV}}$	$\overline{\text{E3}}$	A17	DQB1	DQB5
B	DQG6	DQG2	$\overline{\text{BC}}$	$\overline{\text{BG}}$	NC	$\overline{\text{BW}}$	A16	$\overline{\text{BB}}$	$\overline{\text{BF}}$	DQB2	DQB6
C	DQG7	DQG3	$\overline{\text{BH}}$	$\overline{\text{BD}}$	NC	$\overline{\text{E1}}$	NC	$\overline{\text{BE}}$	$\overline{\text{BA}}$	DQB3	DQB7
D	DQG8	DQG4	V _{SS}	NC	NC	$\overline{\text{G}}$	$\overline{\text{GW}}$	NC	V _{SS}	DQB4	DQB8
E	DQG9	DQC9	V _{DDQ}	V _{DDQ}	V _{DD}	V _{DD}	V _{DD}	V _{DDQ}	V _{DDQ}	DQF9	DQB9
F	DQC4	DQC8	V _{SS}	V _{SS}	V _{SS}	ZQ	V _{SS}	V _{SS}	V _{SS}	DQF8	DQF4
G	DQC3	DQC7	V _{DDQ}	V _{DDQ}	V _{DD}	MCH	V _{DD}	V _{DDQ}	V _{DDQ}	DQF7	DQF3
H	DQC2	DQC6	V _{SS}	V _{SS}	V _{SS}	MCL	V _{SS}	V _{SS}	V _{SS}	DQF6	DQF2
J	DQC1	DQC5	V _{DDQ}	V _{DDQ}	V _{DD}	MCL	V _{DD}	V _{DDQ}	V _{DDQ}	DQF5	DQF1
K	NC	NC	CK	NC	V _{SS}	MCL	V _{SS}	NC	DP	NC	$\overline{\text{QE}}$
L	DQH1	DQH5	V _{DDQ}	V _{DDQ}	V _{DD}	$\overline{\text{FT}}$	V _{DD}	V _{DDQ}	V _{DDQ}	DQA5	DQA1
M	DQH2	DQH6	V _{SS}	V _{SS}	V _{SS}	MCL	V _{SS}	V _{SS}	V _{SS}	DQA6	DQA2
N	DQH3	DQH7	V _{DDQ}	V _{DDQ}	V _{DD}	SCD	V _{DD}	V _{DDQ}	V _{DDQ}	DQA7	DQA3
P	DQH4	DQH8	V _{SS}	V _{SS}	V _{SS}	ZZ	V _{SS}	V _{SS}	V _{SS}	DQA8	DQA4
R	DQD9	DQH9	V _{DDQ}	V _{DDQ}	V _{DD}	V _{DD}	V _{DD}	V _{DDQ}	V _{DDQ}	DQA9	DQE9
T	DQD8	DQD4	V _{SS}	NC	NC	$\overline{\text{LBO}}$	$\overline{\text{PE}}$	NC	V _{SS}	DQE4	DQE8
U	DQD7	DQD3	NC	A14	A13	A12	A11	A10	NC	DQE3	DQE7
V	DQD6	DQD2	A9	A8	A7	A1	A6	A5	A4	DQE2	DQE6
W	DQD5	DQD1	TMS	TDI	A3	A0	A2	TDO	TCK	DQE1	DQE5

Rev 9.7

11 x 19 Bump BGA—14 x 22 mm² Body—1 mm Bump Pitch

GS815272 BGA Pin Description

Pin Location	Symbol	Type	Description
W6, V6	A ₀ , A ₁	I	Address field LSBs and Address Counter Preset Inputs.
W7, W5, V9, V8, V7, V5, V4, V3, U8, U7, U6, U5, U4, A3, B7, A9	A _n	I	Address Inputs
L11, M11, N11, P11, M10, N10, P10, R10 A10, B10, C10, D10, A11, B11, C11, D11, E11 J1, H1, G1, F1, J2, H2, G2, F2, E2 W2, VV2, U2, T2, W1, V1, U1, T1, R1 W10, V10, U10, T10, W11, V11, U11, T11, R11 J11, H11, G11, F11, J10, H10, G10, F10, E10 A2, B2, C2, D2, A1, B1, C1, D1, E1 L1, M1, N1, P1, L2, M2, N2, P2, R2	DQ _{A1} –DQ _{A9} DQ _{B1} –DQ _{B9} DQ _{C1} –DQ _{C9} DQ _{D1} –DQ _{D9} DQ _{E1} –DQ _{E9} DQ _{F1} –DQ _{F9} DQ _{G1} –DQ _{G9} DQ _{H1} –DQ _{H9}	I/O	Data Input and Output pins (x36 Version)
C9, B8, B3, C4, C8, B9, B4, C3	$\overline{B_A}$, $\overline{B_B}$, $\overline{B_C}$, $\overline{B_D}$, $\overline{B_E}$, $\overline{B_F}$, $\overline{B_G}$, $\overline{B_H}$	I	Byte Write Enable for DQ _A , DQ _B , DQ _C , DQ _D , DQ _E , DQ _F , DQ _G , DQ _H I/Os; active low
B5, C5, C7, D4, D5, D8, K1, K2, K4, K8, K10, T4, T5, T8, U3, U9	NC	-	No Connect
K3	CK	I	Clock Input Signal; active high
D7	\overline{GW}	I	Global Write Enable Writes all bytes; active low
C6, A8	$\overline{E_1}$, $\overline{E_3}$	I	Chip Enable; active low
A4	E ₂	I	Chip Enable; active high
D6	\overline{G}	I	Output Enable; active low
A7	\overline{ADV}	I	Burst address counter advance enable; active low
A5, A6	\overline{ADSP} , \overline{ADSC}	I	Address Strobe (Processor, Cache Controller); active low
P6	ZZ	I	Sleep Mode control; active high
L6	\overline{FT}	I	Flow Through or Pipeline mode; active low
T6	\overline{LBO}	I	Linear Burst Order mode; active low
N6	SCD	I	Single Cycle Deselect/Dual Cycle Deselect Mode Control
G6	MCH	I	Must Connect High
H6, J6, K6, M6	MCL		Must Connect Low
T7	\overline{PE}	I	Parity Bit Enable; active low (High = x16/32 Mode, Low = x18/36 Mode)

GS815272 BGA Pin Description

Pin Location	Symbol	Type	Description
K9	DP	I	Data Parity Mode Input; 1 = Even, 0 = Odd
K11	\overline{QE}	O	Parity Error Out; Open Drain Output
F6	ZQ	I	FLXDrive Output Impedance Control (Low = Low Impedance [High Drive], High = High Impedance [Low Drive])
W2	TMS	I	Scan Test Mode Select
W4	TDI	I	Scan Test Data In
W8	TDO	O	Scan Test Data Out
W9	TCK	I	Scan Test Clock
E5, E6, E7, G5, G7, J5, J7, L5, L7, N5, N7, R5, R6, R7	V_{DD}	I	Core power supply
C3, C9, F3, F4, F5, F7, F8, F9, H3, H4, H5, H7, H8, H9, K5, K7, M3, M4, M5, M7, M8, M9, P3, P4, P5, P7, P8, P9, T3, T9	V_{SS}	I	I/O and Core Ground
E3, E4, E8, E0, G3, G4, G8, G9, J3, J4, J8, J9, L3, L4, L8, L9, N3, N4, N8, N9, R3, R4, R8, R9	V_{DDQ}	I	Output driver power supply

GS815236 Pad Out

119 Bump BGA—Top View

	1	2	3	4	5	6	7
A	V _{DDQ}	A6	A7	$\overline{\text{ADSP}}$	A8	A9	V _{DDQ}
B	NC	A18	A4	$\overline{\text{ADSC}}$	A15	A17	NC
C	NC	A5	A3	V _{DD}	A14	A16	NC
D	DQC4	DQC9	V _{SS}	ZQ	V _{SS}	DQB9	DQB4
E	DQC3	DQC8	V _{SS}	$\overline{\text{E}}_1$	V _{SS}	DQB8	DQB3
F	V _{DDQ}	DQC7	V _{SS}	$\overline{\text{G}}$	V _{SS}	DQB7	V _{DDQ}
G	DQC2	DQC6	$\overline{\text{B}}_C$	$\overline{\text{ADV}}$	$\overline{\text{B}}_B$	DQB6	DQB2
H	DQC1	DQC5	V _{SS}	$\overline{\text{GW}}$	V _{SS}	DQB5	DQB1
J	V _{DDQ}	V _{DD}	DP	V _{DD}	$\overline{\text{QE}}$	V _{DD}	V _{DDQ}
K	DQD1	DQD5	V _{SS}	CK	V _{SS}	DQA5	DQA1
L	DQD2	DQD6	$\overline{\text{B}}_D$	SCD	$\overline{\text{B}}_A$	DQA6	DQA2
M	V _{DDQ}	DQD7	V _{SS}	$\overline{\text{BW}}$	V _{SS}	DQA7	V _{DDQ}
N	DQD3	DQD8	V _{SS}	A1	V _{SS}	DQA8	DQA3
P	DQD4	DQD9	V _{SS}	A0	V _{SS}	DQA9	DQA4
R	NC	A2	$\overline{\text{LBO}}$	V _{DD}	$\overline{\text{FT}}$	A13	$\overline{\text{PE}}$
T	NC	NC	A10	A11	A12	NC	ZZ
U	V _{DDQ}	TMS	TDI	TCK	TDO	NC	V _{DDQ}


GS815218 Pad Out

119 Bump BGA—Top View

	1	2	3	4	5	6	7
A	V _{DDQ}	A6	A7	$\overline{\text{ADSP}}$	A8	A9	V _{DDQ}
B	NC	A18	A4	$\overline{\text{ADSC}}$	A15	A17	NC
C	NC	A5	A3	V _{DD}	A14	A16	NC
D	DQB1	NC	V _{SS}	ZQ	V _{SS}	DQA9	NC
E	NC	DQB2	V _{SS}	$\overline{\text{E}}_1$	V _{SS}	NC	DQA8
F	V _{DDQ}	NC	V _{SS}	$\overline{\text{G}}$	V _{SS}	DQA7	V _{DDQ}
G	NC	DQB3	$\overline{\text{B}}_B$	$\overline{\text{ADV}}$	NC	NC	DQA6
H	DQB4	NC	V _{SS}	$\overline{\text{GW}}$	V _{SS}	DQA5	NC
J	V _{DDQ}	V _{DD}	DP	V _{DD}	$\overline{\text{QE}}$	V _{DD}	V _{DDQ}
K	NC	DQB5	V _{SS}	CK	V _{SS}	NC	DQA4
L	DQB6	NC	NC	SCD	$\overline{\text{B}}_A$	DQA3	NC
M	V _{DDQ}	DQB7	V _{SS}	$\overline{\text{BW}}$	V _{SS}	NC	V _{DDQ}
N	DQB8	NC	V _{SS}	A1	V _{SS}	DQA2	NC
P	NC	DQB9	V _{SS}	A0	V _{SS}	NC	DQA1
R	NC	A2	$\overline{\text{LBO}}$	V _{DD}	$\overline{\text{FT}}$	A13	$\overline{\text{PE}}$
T	NC	A10	A11	NC	A12	A19	ZZ
U	V _{DDQ}	TMS	TDI	TCK	TDO	NC	V _{DDQ}


BPR1999.05.18

GS815218/36 (PE = 0) Block Diagram



Note: Only x36 version shown for simplicity.

GS815218/36 ($\overline{PE} = 1$) x32 Mode Block Diagram



Note: Only x36 version shown for simplicity.

Mode Pin Functions

Mode Name	Pin Name	State	Function
Burst Order Control	$\overline{\text{LBO}}$	L	Linear Burst
		H	Interleaved Burst
Output Register Control	$\overline{\text{FT}}$	L	Flow Through
		H or NC	Pipeline
Power Down Control	ZZ	L or NC	Active
		H	Standby, $I_{DD} = I_{SB}$
Single / Dual Cycle Deselect Control	SCD	L	Dual Cycle Deselect
		H or NC	Single Cycle Deselect
ByteSafe Data Parity Control	DP	L	Check for Odd Parity
		H or NC	Check for Even Parity
Parity Enable	$\overline{\text{PE}}$	L or NC	Activate 9th I/O s (x18/36 Mode)
		H	Deactivate 9th I/O s (x16/32 Mode)
FLXDrive Output Impedance Control	ZQ	L	High Drive (Low Impedance)
		H or NC	Low Drive (High Impedance)

Note:

There are pull-up devices on the ZQ, SCD DP, and $\overline{\text{FT}}$ pins and pull-down devices on the $\overline{\text{PE}}$ and ZZ pins, so those input pins can be unconnected and the chip will operate in the default states as specified in the above tables.

Enable / Disable Parity I/O Pins

This SRAM allows the user to configure the device to operate in Parity I/O active (x18, x36, or x72) or in Parity I/O inactive (x16, x32, or x64) mode. Holding the $\overline{\text{PE}}$ bump low or letting it float will activate the 9th I/O on each byte of the RAM. Grounding $\overline{\text{PE}}$ deactivates the 9th I/O of each byte, although the bit in each byte of the memory array remains active to store and recall parity bits generated and read into the ByteSafe parity circuits.

Burst Counter Sequences

Linear Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	10	11	00
3rd address	10	11	00	01
4th address	11	00	01	10

Note: The burst counter wraps to initial state on the 5th clock.

Interleaved Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

Note: The burst counter wraps to initial state on the 5th clock.

BPR 1999.05.18

Byte Write Truth Table

Function	\overline{GW}	\overline{BW}	\overline{BA}	\overline{BB}	\overline{BC}	\overline{BD}	Notes
Read	H	H	X	X	X	X	1
Read	H	L	H	H	H	H	1
Write byte a	H	L	L	H	H	H	2, 3
Write byte b	H	L	H	L	H	H	2, 3
Write byte c	H	L	H	H	L	H	2, 3, 4
Write byte d	H	L	H	H	H	L	2, 3, 4
Write all bytes	H	L	L	L	L	L	2, 3, 4
Write all bytes	L	X	X	X	X	X	

Notes:

1. All byte outputs are active in read cycles regardless of the state of Byte Write Enable inputs.
2. Byte Write Enable inputs \overline{BA} , \overline{BB} , \overline{BC} , and/or \overline{BD} may be used in any combination with \overline{BW} to write single or multiple bytes.
3. All byte I/Os remain High-Z during all write operations regardless of the state of Byte Write Enable inputs.
4. Bytes C and D are only available on the x36 version.


Synchronous Truth Table

Operation	Address Used	State Diagram Key ⁵	\bar{E}_1	\overline{ADSP}	\overline{ADSC}	\overline{ADV}	\bar{W}^3	DQ ⁴
Deselect Cycle, Power Down	None	X	H	X	L	X	X	High-Z
Deselect Cycle, Power Down	None	X	L	L	X	X	X	High-Z
Deselect Cycle, Power Down	None	X	L	H	L	X	X	High-Z
Read Cycle, Begin Burst	External	R	L	L	X	X	X	Q
Read Cycle, Begin Burst	External	R	L	H	L	X	F	Q
Write Cycle, Begin Burst	External	W	L	H	L	X	T	D
<i>Read Cycle, Continue Burst</i>	<i>Next</i>	<i>CR</i>	X	H	H	L	F	Q
Read Cycle, Continue Burst	Next	CR	H	X	H	L	F	Q
<i>Write Cycle, Continue Burst</i>	<i>Next</i>	<i>CW</i>	X	H	H	L	T	D
Write Cycle, Continue Burst	Next	CW	H	X	H	L	T	D
Read Cycle, Suspend Burst	Current		X	H	H	H	F	Q
Read Cycle, Suspend Burst	Current		H	X	H	H	F	Q
Write Cycle, Suspend Burst	Current		X	H	H	H	T	D
Write Cycle, Suspend Burst	Current		H	X	H	H	T	D

Notes:

1. X = Don't Care, H = High, L = Low
2. \bar{W} = T (True) and F (False) is defined in the Byte Write Truth Table preceding
3. \bar{G} is an asynchronous input. \bar{G} can be driven high at any time to disable active output drivers. \bar{G} low can only enable active drivers (shown as Q in the Truth Table above).
4. All input combinations shown above are tested and supported. Input combinations shown in gray boxes need not be used to accomplish basic synchronous or synchronous burst operations and may be avoided for simplicity.
5. Tying \overline{ADSP} high and \overline{ADSC} low allows simple non-burst synchronous operations. See **BOLD** items above.
6. Tying \overline{ADSP} high and \overline{ADV} low while using \overline{ADSC} to load new addresses allows simple burst operations. See *ITALIC* items above.


Simplified State Diagram



Notes:

1. The diagram shows only supported (tested) synchronous state transitions. The diagram presumes \overline{G} is tied low.
2. The upper portion of the diagram assumes active use of only the Enable (E1) and Write (BA, BB, BC, BD, BW, and GW) control inputs, and that ADSP is tied high and ADSC is tied low.
3. The upper and lower portions of the diagram together assume active use of only the Enable, Write, and \overline{ADSC} control inputs and assumes ADSP is tied high and ADV is tied low.

Simplified State Diagram with \overline{G}



Notes:

1. The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use of \overline{G} .
2. Use of Dummy Reads (Read Cycles with \overline{G} High) may be used to make the transition from read cycles to write cycles without passing through a Deselect cycle. Dummy Read cycles increment the address counter just like normal read cycles.
3. Transitions shown in grey tone assume \overline{G} has been pulsed high long enough to turn the RAM's drivers off and for incoming data to meet Data Input Set Up Time.

Absolute Maximum Ratings

(All voltages reference to V_{SS})

Symbol	Description	Value	Unit
V_{DD}	Voltage on V_{DD} Pins	0.5 to 4.6	V
V_{DDQ}	Voltage in V_{DDQ} Pins	0.5 to V_{DD}	V
V_{CK}	Voltage on Clock Input Pin	0.5 to 6	V
$V_{I/O}$	Voltage on I/O Pins	0.5 to $V_{DDQ} + 0.5$ (≤ 4.6 V max.)	V
V_{IN}	Voltage on Other Input Pins	0.5 to $V_{DD} + 0.5$ (≤ 4.6 V max.)	V
I_{IN}	Input Current on Any Pin	+/- 20	mA
I_{OUT}	Output Current on Any I/O Pin	+/- 20	mA
P_D	Package Power Dissipation	1.5	W
T_{STG}	Storage Temperature	55 to 125	°C
T_{BIAS}	Temperature Under Bias	55 to 125	°C

Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.


Recommended Operating Conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
Supply Voltage	V_{DD}	3.135	3.3	3.6	V	
I/O Supply Voltage	V_{DDQ}	2.375	2.5	V_{DD}	V	1
Input High Voltage	V_{IH}	1.7		$V_{DD} + 0.3$	V	2
Input Low Voltage	V_{IL}	0.3		0.8	V	2
Ambient Temperature (Commercial Range Versions)	T_A	0	25	70	°C	3
Ambient Temperature (Industrial Range Versions)	T_A	40	25	85	°C	3


Notes:

1. Unless otherwise noted, all performance specifications quoted are evaluated for worst case at both $2.75\text{ V} \leq V_{DDQ} \leq 2.375\text{ V}$ (i.e., 2.5 V I/O) and $3.6\text{ V} \leq V_{DDQ} \leq 3.135\text{ V}$ (i.e., 3.3 V I/O), and quoted at whichever condition is worst case.
2. This device features input buffers compatible with both 3.3 V and 2.5 V I/O drivers.
3. Most speed grades and configurations of this device are offered in both Commercial and Industrial Temperature ranges. The part number of Industrial Temperature Range versions end the character I. Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
4. Input Under/overshoot voltage must be $-2\text{ V} > V_i < V_{DD} + 2\text{ V}$ with a pulse width not to exceed 20% tKC.

Undershoot Measurement and Timing



Overshoot Measurement and Timing



Capacitance

($T_A = 25^\circ\text{C}$, $f = 1 \text{ MHz}$, $V_{DD} = 3.3 \text{ V}$)

Parameter	Symbol	Test conditions	Typ.	Max.	Unit
Input Capacitance	C_{IN}	$V_{IN} = 0 \text{ V}$	4	5	pF
Input/Output Capacitance	$C_{I/O}$	$V_{OUT} = 0 \text{ V}$	6 (x36) 12 (x18)	7 (x36) 12 (x18)	pF

Note: These parameters are sample tested.

Package Thermal Characteristics

Rating	Layer Board	Symbol	Max	Unit	Notes
Junction to Ambient (at 200 lfm)	single	$R_{\theta JA}$	40	$^\circ\text{C/W}$	1,2
Junction to Ambient (at 200 lfm)	four	$R_{\theta JA}$	24	$^\circ\text{C/W}$	1,2
Junction to Case (TOP)		$R_{\theta JC}$	9	$^\circ\text{C/W}$	3

Notes:


- Junction temperature is a function of SRAM power dissipation, package thermal resistance, mounting board temperature, ambient. Temperature air flow, board density, and PCB thermal resistance.
- SCMI G-38-87
- Average thermal resistance between die and top surface, MIL SPEC-883, Method 1012.1

AC Test Conditions

Parameter	Conditions
Input high level	2.3 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	1.25 V
Output reference level	1.25 V
Output load	Fig. 1 & 2

Notes:

1. Include scope and jig capacitance.
2. Test conditions as specified with output loading as shown in Fig. 1 unless otherwise noted.
3. Output Load 2 for t_{LZ} , t_{HZ} , t_{OLZ} and t_{OHZ}
4. Device is deselected as defined by the Truth Table.



DC Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Max
Input Leakage Current (except mode pins)	I_{IL}	$V_{IN} = 0 \text{ to } V_{DD}$	1 μA	1 μA
ZZ Input Current	I_{INZZ}	$V_{DD} \geq V_{IN} \geq V_{IH}$ $0 \text{ V} \leq V_{IN} \leq V_{IH}$	1 μA 1 μA	1 μA 300 μA
Mode Pin Input Current	I_{INM}	$V_{DD} \geq V_{IN} \geq V_{IL}$ $0 \text{ V} \leq V_{IN} \leq V_{IL}$	300 μA 1 μA	1 μA 1 μA
Output Leakage Current	I_{OL}	Output Disable, $V_{OUT} = 0 \text{ to } V_{DD}$	1 μA	1 μA
Output High Voltage	V_{OH}	$I_{OH} = 4 \text{ mA}$, $V_{DDQ} = 2.375 \text{ V}$	1.7 V	
Output High Voltage	V_{OH}	$I_{OH} = 4 \text{ mA}$, $V_{DDQ} = 3.135 \text{ V}$	2.4 V	
Output Low Voltage	V_{OL}	$I_{OL} = 4 \text{ mA}$		0.4 V

Operating Currents

Parameter	Test Conditions	Mode	Symbol	-225		-200		-180		-166		-150		-133		Unit
				0 to 70°C	-40 to 85°C	0 to 70°C	-40 to 85°C	0 to 70°C	-40 to 85°C	0 to 70°C	-40 to 85°C	0 to 70°C	-40 to 85°C	0 to 70°C	-40 to 85°C	
Operating Current	Device Selected; All other inputs $\geq V_{IH}$ or $\leq V_{IL}$ Output open	(x72)	Pipeline	421	431	380	390	347	357	324	334	298	308	269	279	mA
			I_{DDQ}	149	159	132	142	119	129	110	120	99	109	88	98	
		Flow Through	I_{DD}	244	254	215	225	215	225	215	225	215	225	160	170	mA
			I_{DDQ}	78	88	66	76	66	76	66	76	66	76	44	54	
		(x36)	Pipeline	335	345	303	313	278	288	260	270	240	250	218	228	mA
			I_{DDQ}	74	84	66	76	59	69	55	65	50	60	44	54	
Standby Current	$ZZ \geq V_{DD} - 0.2 V$	(x18)	Flow Through	199	209	177	187	177	187	177	187	177	187	134	144	mA
			I_{DDQ}	39	49	33	43	33	43	33	43	33	43	22	32	
			Pipeline	310	320	281	291	258	268	242	252	223	233	204	214	mA
			I_{DDQ}	37	47	33	43	30	40	27	37	25	35	22	32	
		Flow Through	I_{DD}	186	196	166	176	166	176	166	176	166	176	127	137	mA
			I_{DDQ}	19	29	17	27	17	27	17	27	17	27	11	21	
Deselect Current	Device Deselected; All other inputs $\geq V_{IH}$ or $\leq V_{IL}$	—	Pipeline	10	20	10	20	10	20	10	20	10	20	10	20	mA
			Flow Through	10	20	10	20	10	20	10	20	10	20	10	20	
		—	Pipeline	80	85	75	80	70	75	64	70	60	65	50	55	mA
			I_{DDQ}	60	65	50	55	50	55	50	55	50	55	45	50	


AC Electrical Characteristics

	Parameter	Symbol	-225		-200		-180		-166		-150		-133		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Pipeline	Clock Cycle Time	t _{KC}	4.4	—	5.0	—	5.5	—	6.0	—	6.7	—	7.5	—	ns
	Clock to Output Valid	t _{KQ}	—	2.5	—	3.0	—	3.2	—	3.5	—	3.8	—	4.0	ns
	Clock to Output Invalid	t _{KQX}	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
	Clock to Output in Low-Z	t _{LZ} ¹	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
Flow Through	Clock Cycle Time	t _{KC}	8.5	—	10.0	—	10.0	—	10.0	—	10.0	—	15.0	—	ns
	Clock to Output Valid	t _{KQ}	—	7.0	—	7.5	—	8.0	—	8.5	—	10.0	—	11.0	ns
	Clock to Output Invalid	t _{KQX}	3.0	—	3.0	—	3.0	—	3.0	—	3.0	—	3.0	—	ns
	Clock to Output in Low-Z	t _{LZ} ¹	3.0	—	3.0	—	3.0	—	3.0	—	3.0	—	3.0	—	ns
	Clock HIGH Time	t _{KH}	1.3	—	1.3	—	1.3	—	1.3	—	1.5	—	1.7	—	ns
	Clock LOW Time	t _{KL}	1.5	—	1.5	—	1.5	—	1.5	—	1.7	—	2	—	ns
	Clock to Output in High-Z	t _{HZ} ¹	1.5	2.5	1.5	3.0	1.5	3.2	1.5	3.5	1.5	3.8	1.5	4.0	ns
	G to Output Valid	t _{OE}	—	2.5	—	3.2	—	3.2	—	3.5	—	3.8	—	4.0	ns
	G to output in Low-Z	t _{OLZ} ¹	0	—	0	—	0	—	0	—	0	—	0	—	ns
	G to output in High-Z	t _{OHZ} ¹	—	2.5	—	3.0	—	3.2	—	3.5	—	3.8	—	4.0	ns
	Setup time	t _S	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
	Hold time	t _H	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
	ZZ setup time	t _{ZZS} ²	5	—	5	—	5	—	5	—	5	—	5	—	ns
	ZZ hold time	t _{ZZH} ²	1	—	1	—	1	—	1	—	1	—	1	—	ns
	ZZ recovery	t _{ZZR}	100	—	100	—	100	—	100	—	100	—	100	—	ns


Notes:

- These parameters are sampled and are not 100% tested.
- ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.


Write Cycle Timing




Flow Through Read Cycle Timing




Flow Through Read-Write Cycle Timing




Pipelined SCD Read Cycle Timing




Pipelined SCD Read-Write Cycle Timing




Pipelined DCD Read Cycle Timing



Pipelined DCD Read-Write Cycle Timing



Sleep Mode Timing Diagram



Application Tips

Single and Dual Cycle Deselect

SCD devices force the use of “dummy read cycles” (read cycles that are launched normally, but that are ended with the output drivers inactive) in a fully synchronous environment. Dummy read cycles waste performance, but their use usually assures there will be no bus contention in transitions from reads to writes or between banks of RAMs. DCD SRAMs do not waste bandwidth on dummy cycles and are logically simpler to manage in a multiple bank application (wait states need not be inserted at bank address boundary crossings), but greater care must be exercised to avoid excessive bus contention.

JTAG Port Operation

Overview

The JTAG Port on this RAM operates in a manner consistent with IEEE Standard 1149.1-1990, a serial boundary scan interface standard (commonly referred to as JTAG), but does not implement all of the functions required for 1149.1 compliance. Unlike JTAG implementations that have been common among SRAM vendors for the last several years, this implementation does offer a form of EXTEST, known as Clock Assisted EXTEST, reducing or eliminating the “hand coding” that has been required to overcome the test program compiler errors caused by previous non-compliant implementations. The JTAG Port interfaces with conventional 2.5 V CMOS logic level signaling.

Disabling the JTAG Port

It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless clocked. TCK, TDI, and TMS are designed with internal pull-up circuits. To assure normal operation of the RAM with the JTAG Port unused, TCK, TDI, and TMS may be left floating or tied to either V_{DD} or V_{SS} . TDO should be left unconnected.

JTAG Pin Descriptions

Pin	Pin Name	I/O	Description
TCK	Test Clock	In	Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	Test Mode Select	In	The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. An undriven TMS input will produce the same result as a logic one input level.
TDI	Test Data In	In	The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP Controller state machine and the instruction that is currently loaded in the TAP Instruction Register (refer to the TAP Controller State Diagram). An undriven TDI pin will produce the same result as a logic one input level.
TDO	Test Data Out	Out	Output that is active depending on the state of the TAP state machine. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.

Note:

This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is held high for five rising edges of TCK. The TAP Controller is also reset automatically at power-up.

JTAG Port Registers

Overview

The various JTAG registers, referred to as Test Access Port or TAP Registers, are selected (one at a time) via the sequences of 1s and 0s applied to TMS as TCK is strobed. Each of the TAP Registers is a serial shift register that captures serial input data on the rising edge of TCK and pushes serial data out on the next falling edge of TCK. When a register is selected, it is placed between the TDI and TDO pins.

Instruction Register

The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle, or the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the controller is placed in Test-Logic-Reset state.


Bypass Register

The Bypass Register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAM's JTAG Port to another device in the scan chain with as little delay as possible.

Boundary Scan Register

The Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM's input or I/O pins. The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port's TDO pin. The Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. SAMPLE-Z, SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register.

JTAG TAP Block Diagram



Identification (ID) Register

The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.

ID Register Contents

	Die Revision Code				Not Used												I/O Configuration				GSI Technology JEDEC Vendor ID Code												Presence Register
Bit #	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
x36	X	X	X	X	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	1	0	1	1	0	0	1	1
x32	X	X	X	X	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	1	0	1	1	0	0	1	1
x18	X	X	X	X	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	1	1	0	1	1	0	0	1	1
x16	X	X	X	X	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	1	1	0	1	1	0	0	1	1

Tap Controller Instruction Set


Overview

There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific (Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be implemented in prescribed ways. Although the TAP controller in this device follows the 1149.1 conventions, it is not 1149.1 compliant because some of the mandatory instructions are uniquely implemented. The TAP on this device may be used to monitor all input and I/O pads, but cannot be used to load address, data or control signals into the RAM or to preload the I/O buffers. This

device will not perform INTEST or the preload portion of the SAMPLE / PRELOAD command.

When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this device is listed in the following table.

JTAG Tap Controller State Diagram



Instruction Descriptions

BYPASS

When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan Register. Because the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture set-up plus hold time (t_{TS} plus t_{TH}). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O

ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins. Because the PRELOAD portion of the command is not implemented in this device, moving the controller to the Update-DR state with the SAMPLE / PRELOAD instruction loaded in the Instruction Register has the same effect as the Pause-DR command. This functionality is not Standard 1149.1 compliant.

EXTEST (EXTEST-A)

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register, whatever length it may be in the device, is loaded with all logic 0s. The EXTEST implementation in this device does not, without further user intervention, actually move the contents of the scan chain onto the RAM s output pins. Therefore, this device is not strictly 1149.1-compliant. Nevertheless, this RAM s TAP does respond to an all 0s instruction, EXTEST (000), by overriding the RAM s control inputs and activating the Data I/O output drivers. The RAM s main clock (CK) may then be used to transfer Boundary Scan Register contents associated with each I/O from the scan register to the RAM s output drivers and onto the I/O pins. A single CK transition is sufficient to transfer the data, but more transitions will do no harm.

IDCODE

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.

SAMPLE-Z

If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.

RFU

These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.

JTAG TAP Instruction Set Summary

Instruction	Code	Description	Notes
EXTEST-A	000	Places the Boundary Scan Register between TDI and TDO. This RAM implements an Clock Assisted EXTEST function. *Not 1149.1 Compliant *	1
IDCODE	001	Preloads ID Register and places it between TDI and TDO.	1, 2
SAMPLE-Z	010	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. Forces all RAM output drivers to High-Z.	1
RFU	011	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
SAMPLE/ PRELOAD	100	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. This RAM does not implement 1149.1 PRELOAD function. *Not 1149.1 Compliant *	1
GSI	101	GSI private instruction.	1
RFU	110	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
BYPASS	111	Places Bypass Register between TDI and TDO.	1

Notes:

1. Instruction codes expressed in binary, MSB on left, LSB on right.
2. Default instruction automatically loaded at power-up and in test-logic-reset state.

JTAG Port Recommended Operating Conditions and DC Characteristics

Parameter	Symbol	Min.	Max.	Unit	Notes
Test Port Input High Voltage	V_{IHT}	$0.7 * V_{DD}$	$V_{DD} + 0.3$	V	1, 2
Test Port Input Low Voltage	V_{ILT}	-0.3	$0.3 * V_{DD}$	V	1, 2
TMS, TCK and TDI Input Leakage Current	I_{INTH}	-300	1	uA	3
TMS, TCK and TDI Input Leakage Current	I_{INTL}	-1	1	uA	4
TDO Output Leakage Current	I_{OLT}	-1	1	uA	5
Test Port Output High Voltage	V_{OHT}	1.7	—	V	6, 7
Test Port Output Low Voltage	V_{OLT}	—	0.4	V	6, 8

Note:


1. This device features input buffers compatible with 2.5 V I/O drivers.
2. Input Under/overshoot voltage must be $-2\text{ V} > V_i < V_{DD} + 2\text{ V}$ with a pulse width not to exceed 20% tTKC.
3. $V_{DD} \geq V_{IN} \geq V_{IL}$
4. $0\text{ V} \leq V_{IN} \leq V_{IL}$
5. Output Disable, $V_{OUT} = 0$ to V_{DD}
6. The TDO output driver is served by the V_{DD} supply.
7. $I_{OH} = -4\text{ mA}$
8. $I_{OL} = +4\text{ mA}$

JTAG Port AC Test Conditions

Parameter	Conditions
Input high level	2.3 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	1.25 V
Output reference level	1.25 V


Notes:

1. Include scope and jig capacitance.
2. Test conditions as as shown unless otherwise noted.



* Distributed Test Jig Capacitance

JTAG Port Timing Diagram



JTAG Port AC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
TCK Cycle Time	t_{TKC}	20	—	ns
TCK Low to TDO Valid	t_{TKQ}	—	10	ns
TCK High Pulse Width	t_{TKH}	10	—	ns
TCK Low Pulse Width	t_{TKL}	10	—	ns
TDI & TMS Set Up Time	t_{TS}	5	—	ns
TDI & TMS Hold Time	t_{TH}	5	—	ns

GS815218/36B BGA Boundary Scan Register

Order	x36	x18	Bump	
			x36	x18
1	PE		7R	
2	PH = 0		n/a	
3	A ₁₀		3T	3T
4	A ₁₁		4T	2T
5	A ₁₂		5T	
6	A ₁₃		6R	
7	A ₁₄		5C	
8	A ₁₅		5B	
9	A ₁₆		6C	
10	x36 = DQA ₉ x32 = NA = 0	NC = 1	6P	
11	DQA ₈	NC = 1	7N	
12	DQA ₇	NC = 1	6M	
13	DQA ₆	NC = 1	7L	
14	DQA ₅	NC = 1	6K	
15	DQA ₄	DQA ₁	7P	
16	DQA ₃	DQA ₂	6N	
17	DQA ₂	DQA ₃	6L	
18	DQA ₁	DQA ₄	7K	
19	ZZ		7T	
20	QE		5J	
21	DQB ₁	DQA ₅	6H	
22	DQB ₂	DQA ₆	7G	
23	DQB ₃	DQA ₇	6F	
24	DQB ₄	DQA ₈	7E	
25	DQB ₅	x18 = DQA ₉ x16 = NA = 0	7H	6D
26	DQB ₆	NC = 1	6G	
27	DQB ₇	NC = 1	6E	
28	DQB ₈	NC = 1	7D	

Order	x36	x18	Bump	
			x36	x18
29	x36 = DQB ₉ x32 = NA = 0	A ₁₉	6D	6T
30	A ₉		6A	
31	A ₈		5A	
32	ADV		4G	
33	ADSP		4A	
34	ADSC		4B	
35	G		4F	
36	BW		4M	
37	GW		4H	
38	CK		4K	
39	PH = 1		n/a	
40	PH = 0		n/a	
41	A ₁₇		6B	
42	\overline{B}_A	\overline{B}_A	5L	
43	B _B	B _B	5G	3G
44	\overline{B}_C	NC = 1	3G	5G
45	\overline{B}_D	NC = 1	3L	
46	A ₁₈		2B	
47	\overline{E}_1		4E	
48	A ₇		3A	
49	A ₆		2A	
50	x36 = DQC ₉ x32 = NA = 0	NC = 1	2D	
51	DQC ₈	NC = 1	1E	
52	DQC ₇	NC = 1	2F	
53	DQC ₆	NC = 1	1G	
54	DQC ₅	NC = 1	2H	
55	DQC ₄	DQB ₁	1D	
56	DQC ₃	DQB ₂	2E	
57	DQC ₂	DQB ₃	2G	

Order	x36	x18	Bump	
			x36	x18
58	DQC ₁	DQB ₄	1H	
59	FT		5R	
60	DP		3J	
61	SCD		4L	
62	DQD ₁	DQB ₅	2K	
63	DQD ₂	DQB ₆	1L	
64	DQD ₃	DQB ₇	2M	
65	DQD ₄	DQB ₈	1N	
66	DQD ₅	x18 = DQB ₉ x16 = NA = 0	1K	2P
67	DQD ₆	NC = 1	2L	
68	DQD ₇	NC = 1	2N	
69	DQD ₈	NC = 1	1P	
70	x36 = DQD ₉ x32 = NA = 0	NC = 1	2P	1K
71	LBO		3R	
72	A ₅		2C	
73	A ₄		3B	
74	A ₃		3C	
75	A ₂		2R	
76	A ₁		4N	
77	A ₀		4P	
78	ZQ		4D	


BPR 1999.12.10

Note:

- The Boundary Scan Register contains a number of registers that are not connected to any pin. They default to the value shown at reset.
- Registers are listed in exit order (i.e. Location 1 is the first out of the TDO pin).
- NC = No Connect, NA = Not Active


209 BGA Package Drawing

14 mm x 22 mm Body, 1.0 mm Bump Pitch, 11 x 19 Bump Array




Symbol	Min	Typ	Max	Units
A			1.70	mm
A1	0.40	0.50	0.60	mm
Øb	0.50	0.60	0.70	mm
c	0.31	0.36	0.38	mm
D	21.9	22.0	22.1	mm
D1		18.0 (BSC)		mm
E	13.9	14.0	14.1	mm
E1		10.0 (BSC)		mm
e		1.00 (BSC)		mm
aaa		0.15		mm
Rev 1.0				


Package Dimensions—119-Pin PBGA



Top View



Bottom View



Side View

Package Dimensions—119-Pin PBGA

Symbol	Description	Min.	Nom.	Max
A	Width	13.8	14.0	14.2
B	Length	21.8	22.0	22.2
C	Package Height (including ball)	—	—	2.40
D	Ball Size	0.60	0.75	0.90
E	Ball Height	0.50	0.60	0.70
F	Package Height (excluding balls)	—	1.46	1.70
G	Width between Balls	—	1.27	—
K	Package Height above board	0.80	0.90	1.00
N	Cut-out Package Width	—	12.00	—
P	Foot Length	—	19.50	—
R	Width of package between balls	—	7.62	—
S	Length of package between balls	—	20.32	—
T	Variance of Ball Height	—	0.15	—

Unit: mm

Ordering Information for GSI Synchronous Burst RAMs

Org	Part Number ¹	Type	Package	Speed ² (MHz/ns)	T _A ³	Status
1M x 18	GS815218B-225	ByteSafe S/DCD Pipeline/Flow Through	BGA	225/7	C	
1M x 18	GS815218B-200	ByteSafe S/DCD Pipeline/Flow Through	BGA	200/7.5	C	
1M x 18	GS815218B-180	ByteSafe S/DCD Pipeline/Flow Through	BGA	180/8	C	
1M x 18	GS815218B-166	ByteSafe S/DCD Pipeline/Flow Through	BGA	166/8.5	C	
1M x 18	GS815218B-150	ByteSafe S/DCD Pipeline/Flow Through	BGA	150/10	C	
1M x 18	GS815218B-133	ByteSafe S/DCD Pipeline/Flow Through	BGA	133/11	C	
512K x 36	GS815236B-225	ByteSafe S/DCD Pipeline/Flow Through	BGA	225/7	C	
512K x 36	GS815236B-200	ByteSafe S/DCD Pipeline/Flow Through	BGA	200/7.5	C	
512K x 36	GS815236B-180	ByteSafe S/DCD Pipeline/Flow Through	BGA	180/8	C	
512K x 36	GS815236B-166	ByteSafe S/DCD Pipeline/Flow Through	BGA	166/8.5	C	
512K x 36	GS815236B-150	ByteSafe S/DCD Pipeline/Flow Through	BGA	150/10	C	
512K x 36	GS815236B-133	ByteSafe S/DCD Pipeline/Flow Through	BGA	133/11	C	
256k x 72	GS815272B-225	ByteSafe S/DCD Pipeline/Flow Through	BGA	225/7	C	
256k x 72	GS815272B-200	ByteSafe S/DCD Pipeline/Flow Through	BGA	200/7.5	C	
256k x 72	GS815272B-180	ByteSafe S/DCD Pipeline/Flow Through	BGA	180/8	C	
256k x 72	GS815272B-166	ByteSafe S/DCD Pipeline/Flow Through	BGA	166/8.5	C	
256k x 72	GS815272B-150	ByteSafe S/DCD Pipeline/Flow Through	BGA	150/10	C	
256k x 72	GS815272B-133	ByteSafe S/DCD Pipeline/Flow Through	BGA	133/11	C	
1M x 18	GS815218B-225I	ByteSafe S/DCD Pipeline/Flow Through	BGA	225/7	I	Not Available
1M x 18	GS815218B-200I	ByteSafe S/DCD Pipeline/Flow Through	BGA	200/7.5	I	Not Available
1M x 18	GS815218B-180I	ByteSafe S/DCD Pipeline/Flow Through	BGA	180/8	I	
1M x 18	GS815218B-166I	ByteSafe S/DCD Pipeline/Flow Through	BGA	166/8.5	I	
1M x 18	GS815218B-150I	ByteSafe S/DCD Pipeline/Flow Through	BGA	150/10	I	
1M x 18	GS815218B-133I	ByteSafe S/DCD Pipeline/Flow Through	BGA	133/11	I	
512K x 36	GS815236B-225I	ByteSafe S/DCD Pipeline/Flow Through	BGA	225/7	I	Not Available
512K x 36	GS815236B-200I	ByteSafe S/DCD Pipeline/Flow Through	BGA	200/7.5	I	Not Available
512K x 36	GS815236B-180I	ByteSafe S/DCD Pipeline/Flow Through	BGA	180/8	I	
512K x 36	GS815236B-166I	ByteSafe S/DCD Pipeline/Flow Through	BGA	166/8.5	I	
512K x 36	GS815236B-150I	ByteSafe S/DCD Pipeline/Flow Through	BGA	150/10	I	
512K x 36	GS815236B-133I	ByteSafe S/DCD Pipeline/Flow Through	BGA	133/11	I	

Notes:

- Customers requiring delivery in Tape and Reel should add the character T to the end of the part number. Example: GS815218B-150IB.
- The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.
- T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.
- GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (www.gsistechnology.com) for a complete listing of current offerings.

Org	Part Number ¹	Type	Package	Speed ² (MHz/ns)	T _A ³	Status
256k x 72	GS815272B-225I	ByteSafe S/DCD Pipeline/Flow Through	BGA	225/7	I	Not Available
256k x 72	GS815272B-200I	ByteSafe S/DCD Pipeline/Flow Through	BGA	200/7.5	I	Not Available
256k x 72	GS815272B-180I	ByteSafe S/DCD Pipeline/Flow Through	BGA	180/8	I	
256k x 72	GS815272B-166I	ByteSafe S/DCD Pipeline/Flow Through	BGA	166/8.5	I	
256k x 72	GS815272B-150I	ByteSafe S/DCD Pipeline/Flow Through	BGA	150/10	I	
256k x 72	GS815272B-133I	ByteSafe S/DCD Pipeline/Flow Through	BGA	133/11	I	

Notes:

- Customers requiring delivery in Tape and Reel should add the character T to the end of the part number. Example: GS815218B-150IB.
- The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.
- T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.
- GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (www.gsistechnology.com) for a complete listing of current offerings.

0.18u 16M Sync SRAM Data Sheet Revision History

DS/DateRev. Code: Old; New	Types of Changes Format or Content	Page;Revisions;Reason
815218_r1		• Creation of new datasheet
815218_r1; 815218_r1_01	Content	<ul style="list-style-type: none"> • Update Features list on page 1 • Completely change table on page 1 • Update Mode Pin Functions table on page 9