



#### Features:

- \* Low-power consumption.
  - -Active: 40mA lcc at 55ns.
  - -Stand by:
    - $5 \mu A$  (CMOS input / output)
    - 1  $\mu A$  (CMOS input / output, SL)
- \* Single +2.7 to 3.3V Power Supply.
- \* Equal access and cycle time.
- \* 55/70/85/100 ns access time.
- Tri-state output.
- Automatic power-down when deselected.
- Multiple center power and ground pins for improved noise immunity.
- Individual byte controls for both Read and Write cycles.
- \* Available in 44pin TSOPII Package.

### **Description:**

The GLT6100L16 is a low power CMOS Static RAM organized as 65,536 words by 16 bits. Easy memory expansion is provided by an active LOW  $\overline{\textbf{CE}}$  and  $\overline{\textbf{OE}}$  pin.


This device has an automatic power – down mode feature when deselected. Separate Byte Enable controls ( BLE and BHE ) allow individual bytes to be accessed. BLE controls the lower bits I/O0 – I/O7. BHE controls the upper bits I/O8 – I/O15.

Writing to these devices is performed by taking Chip Enable **CE** with Write Enable **WE** and byte Enable (**BLE** / **BHE** ) Low.


Reading from the device is performed by taking Chip Enable CE with Output enable **OE** and byte Enable (**BLE** / **BHE** ) Low while Write Enable **WE** is held HIGH.

# **Pin Configurations:**

#### GLT6100L16



#### **Function Block Diagram:**





**Pin Descriptions:** 

Name	Function						
$A_0 - A_{15}$	Address Inputs						
CE <sub>1</sub> and CE <sub>2</sub>	Chip Enable Input						
ŌĒ	Output Enable Input						
WE	Write Enable Input						
I/O <sub>0</sub> – I/O <sub>15</sub>	Data Input and Data Output						
V <sub>cc</sub>	3V Power Supply						
GND	Ground						
NC	No Connection						

## **Truth Table:**

CE	OE	WE	BLE	BHE	1/00-1/07	I/O8-I/O15	Power	Mode
Н	Χ	Χ	Χ	Χ	High-Z	High-Z	Standby	Standby
L	L	Н	L	Н	Data Out	High-Z	Active	Low byte Read
L	L	Н	Н	L	High-Z	Data Out	Data Out Active High B	
L	L	Н	L	L	Data Out	Data Out Active Word F		Word Read
L	Χ	L	L	L	Data In	Data In	Active	Word Write
L	Χ	L	L	Н	Data In	High-Z	Active	Low Byte Write
L	Χ	L	Η	L	High-Z	Data In	Active	High byte Write
L	Н	Н	Χ	Χ	High-Z	High-Z	Active	Output Disable
L	Х	Χ	Н	Н	High-Z	High-Z	Active	Output Disable

**Absolute Maximum Ratings\*** 

Parameter	Symbol	Minimum	Maximum	Unit
Voltage on Any Pin Relative to Gnd	Vt	-0.5	4.6	V
Power Dissipation	P <sub>T</sub>	-	1.0	W
Storage Temperature (Plastic)	Tstg	-55	+150	°C
Temperature Under Bias	Tbias	-40	+85	°C

\*Note: Stresses greater than those listed above Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



# **Recommended Operating Conditions** ( $TA = -25^{\circ}C$ to $+85^{\circ}C^{**}$ )

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V <sub>cc</sub>	2.7	3.0	3.3	V
	Gnd	0.0	0.0	0.0	V
lanut Valtana	V <sub>IH</sub>	2.2	-	V <sub>CC</sub> +0.5	V
Input Voltage	$V_{IL}$	-0.5*	-	0.6	V

 $<sup>^{*}</sup>$   $\;\;$  V<sub>IL</sub> min = -2.0V for pulse width less than  $t_{RC}/2.$   $^{**}$  For Industrial Temperature.

## DC Operating Characteristics ( Vcc=2.7 to 3.3V , T<sub>A</sub> =-25°C to + 85°C)

Parameter	Sym. Test Conditions			55		70		85		100		Unit
Farameter	Sylli.	Test Co	rest conditions		Max	Min	Max	Min	Max	Min	Max	Oiil
Input Leakage Current	Iu	$V_{CC} = Max$ , $Vin = Gnd to V_{CC}$	>		1		1		1		1	μΑ
Output Leakage Current	I <sub>LO</sub> I	$\overline{CE} = V_{IH} \text{ or } V_{CI}$ $V_{OUT} = \text{Gnd to } V_{CI}$			1		1		1		1	μΑ
Operating Power Supply Current	Icc		V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OUT</sub> =0		3		3		3		3	mA
Average Operating	I <sub>CC1</sub>	I <sub>OUT</sub> = 0mA, Min Cycle, 100%		40		35		30		30	mA	
Current		$\overline{\text{CE}} \le 0.2\text{V}$ $I_{\text{OUT}} = 0\text{mA},$ Cycle Time=1 $\mu$ s, 100% = Duty			3		3		3		3	mA
Standby Power Supply Current(TTL Level)	I <sub>SB</sub>	CE =V <sub>IH</sub>			0.5		0.5		0.5		0.5	mA
Standby Power Supply Current (CMOS Level)	I <sub>SB1</sub>	$\overline{CE} \ge V_{CC}$ -0.2V $V_{IN} \le 0.2V$ or	GLT6100L16LL		5		5		5		5	μΑ
		$V_{IN} \ge V_{CC}$ -0.2V	GLT6100L16SL		1		1		1		1	μΑ
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2 mA			0.4		0.4		0.4		0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -2 mA				2.4		2.4		2.4		V


#### **Data Retention**

Parameter S		Test Conditions	Min.	Max.	Unit
V <sub>CC</sub> for Data retention	$V_{DR}$		2.0	-	V
Data Retention Current	I <sub>CCDR</sub>			1	μΑ
Chip Deselect to Data Retention Time	t <sub>CDR</sub>	$V_{IN} \ge V_{CC}$ -0.2V or	0	-	ns
Operating Recovery Time <sup>(2)</sup>	t <sub>R</sub>	V <sub>IN</sub> ≤ 0.2V	t <sub>RC</sub>	-	ns





## **Data Retention Waveform** (TA = $-25^{\circ}$ C to $+85^{\circ}$ C)




### **AC Test Conditions**

Input Pulse Levels	0.6V to 2.2V
Input Rise and Fall Time	5 ns
Input and Output Timing	
Reference Level	1.4V

Output Load Condition

 $\begin{array}{ll} 55 \text{ns} \ / \ 70 \text{ns} \ / \ 85 \text{ns} \\ \text{Load} \ 100 \text{ns} \end{array} \qquad \begin{array}{ll} C_L = 30 \text{pf} + 1 \text{TTL Load} \\ C_L = 100 \text{pf} + 1 \text{TTL Load} \end{array}$ 

#### **AC Test Loads and Waveforms**




\*Including Scope and Jig Capacitance

# **Read Cycle** (9) (Vcc=2.7V to 3.3V, $T_A = -25$ °C to + 85°C)


		5	5	7	0	8	5	10	00		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Read Cycle Time	t <sub>RC</sub>	55		70		85		100		ns	
Address Access Time	t <sub>AA</sub>		55		70		85		100	ns	
Chip Enable Access Time	t <sub>ACE</sub>		55		70		85		100	ns	
Output Enable Access Time	t <sub>OE</sub>		35		40		40		50	ns	
Output Hold from address Change	toH	10		10		10		10		ns	
Chip Enable to Output in Low-Z	t <sub>LZ</sub>	10		10		10		10		ns	4,5
Chip Disable to Output in High-Z	t <sub>HZ</sub>		25		30		35		40	ns	3,4,5
Output Enable to Output in Low-Z	t <sub>OLZ</sub>	5		5		5		5		ns	
Output Disable to Output in High-Z	t <sub>OHZ</sub>		25		25		30		35	ns	
BLE , BHE Enable to Output in Low-Z	t <sub>BLZ</sub>	5		5		5		5		ns	4,5
BLE , BHE Disable to Output in High-Z	t <sub>BHZ</sub>		25	·	25		30		35	ns	3,4,5
BLE , BHE Access Time	t <sub>BA</sub>		35		40		40		50	ns	

2701 Northwestern Parkway Santa Clara, CA 95051, U.S.A. 6F No. 24-2, Industry E. RD. IV, Science Based Industrial Park, Hsin Chu, Taiwan.

# Timing Waveform of Read Cycle 1 (Address Controlled)



# Timing Waveform of Read Cycle 2 $^{(14\sim16)}$




Write Cycle  $^{(11)}$ ( Vcc=2.7V to 3.3V,  $T_A$  = -25°C to + 85°C)


Parameter S		Symbol 55		70		85		100		Unit	Note
T drameter	Oyiiiboi	Min	Max	Min	Max	Min	Max	Min	Max	Oiiit	Note
Write Cycle Time	t <sub>WC</sub>	55		70		85		100		ns	
Chip Enable to Write End	t <sub>CW</sub>	50		60		70		80		ns	
Address Setup to Write End	t <sub>AW</sub>	50		60		70		80		ns	
Address Setup Time	t <sub>AS</sub>	0		0		0		0		ns	
Write Pulse Width	t <sub>WP</sub>	45		50		60		70		ns	
Write Recovery Time	t <sub>WR</sub>	0		0		0		0		ns	
Data Valid to Write End	t <sub>DW</sub>	25		30		35		40		ns	
Data Hold Time	t <sub>DH</sub>	0		0		0		0		ns	
Write Enable to Output in High-Z	t <sub>WHZ</sub>		25		30		35		40	ns	
Output Active from Write End	tow	5		5		5		5		ns	
BLE , BHE Setup to Write End	t <sub>BW</sub>	50		60		70		80		ns	




# Timing Waveform of Write Cycle 1 (Address Controlled) (22~25,28)




# Timing Waveform of Write Cycle 2 $\overline{(\ CE\ }$ Controlled) $^{(22\sim26,28)}$







# Timing Waveform of Write Cycle 3 (BLE / BHE Controlled)(22~26,28)



# **G**-LINK

# GLT6100L16 <u>Ultra Low Power 64k x 16 CMOS SRAM</u>

May 2000(Rev. 0.3)


#### Notes:

- 1. L-version includes this feature.
- 2. This Parameter is samples and not 100% tested.
- 3. For test conditions, see AC Test Condition.
- 4. This parameter is tested with CL = 5pF. Transition is measured  $\pm$  500mV from steady state voltage.
- 5. This parameter is guaranteed, but is not tested.
- 6. WE is HIGH for read cycle.
- 7. CE and OE are LOW for read cycle.
- 8. Address valid prior to or coincident with CE transition LOW.
- 9. All read cycle timings are referenced from the last valid address to the first transition address.
- 10. CE or WE must be HIGH during address transition.
- 11. All write cycle timings are referenced from the last valid address to the first transition address.
- 12. WE are high for read cycle.
- 13. All read cycle timing is referenced from the last valid address to the first transition address.
- 14. t<sub>HZ</sub> and t<sub>OHZ</sub> are defined as the time at which the outputs achieve the open circuit condition referenced to V<sub>OH</sub> or V<sub>OL</sub> levels.
- 15. At any given temperature and voltage condition t<sub>HZ</sub>(max.) is less than t<sub>LZ</sub> (min.) both for a given device and from device to device.
- 16. Transition is measured  $\pm$  200mV from steady state voltage with load. This parameter is sampled and not 100% tested.
- 17. Device is continuously selected with  $\overline{CE} = V_{IL}$ .
- 18. Address valid prior to coincident with CE transition Low.
- 19. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read write cycle.
- 20. For test conditions, see AC Test Condition.
- 21. All write timing is referenced from the last valid address to the first transition address.
- 22. A write occurs during the overlap of a low  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$ . A write begins at the latest transition among  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  going low: A write ends at the earliest transition among  $\overline{\text{CE}}$  going high and  $\overline{\text{WE}}$  going high.  $t_{\text{WP}}$  is measured from the beginning of write to the end of write.
- 23.  $t_{CW}$  is measured from the later of  $\overline{CE}$  going low to end of write.
- 24. t<sub>AS</sub> is measured from the address valid to the beginning of write.
- 25. t<sub>WR</sub> is measured from the end of write to the address change.
- 26. If OE, CE and WE are in the Read Mode during this period, the I/O pins are in the output Low-Z state.
- 27. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 28. If CE goes low simultaneously with WE going low or after WE going low, the outputs remain high impedance state.
- 29. D<sub>OUT</sub> is the read data of the new address.
- 30. When CE is low: I/O pins are in the outputs state. The input signals in the opposite phase leading to the output should not be applied.
- 31. For test conditions, see AC Test Condition.

## **Ordering Information**

Part Number	SPEED	POWER	PACKAGE
GLT6100L08LL-55TC	55ns	Normal	TSOPII 32L
GLT6100L08LL-70TC	70ns	Normal	TSOPII 32L
GLT6100L08LL-85TC	85ns	Normal	TSOPII 32L
GLT6100L08LL-100TC	100ns	Normal	TSOPII 32L
GLT6100L08SL-55TC	55ns	Normal	TSOPII 32L
GLT6100L08SL-70TC	70ns	Normal	TSOPII 32L
GLT6100L08SL-85TC	85ns	Normal	TSOPII 32L
GLT6100L08SL-100TC	100ns	Normal	TSOPII 32L

## Parts Numbers (Top Mark) Definition:




LL: Low Low power L: Low power SL: Super Low power

Note : C→CDROM , H→HDD.

Example:

1.GLT710008-15T 1Mbit(128Kx8)15ns 5V SRAM PDIP(300mil)Package type. 2.GLT44016-40J4 4Mbit(256Kx16)40ns 5V DRAM SOJ(400mil)Package type.





# **Package Information**

44 pin Small Outline J-form Package (TSOPII)

