

Genesys Logic, Inc.

GL880

PCI / CardBus 2-Port USB 2.0 Host Controller

Datasheet
Preliminary Revision 0.91
May. 29, 2003



Copyright:

Copyright © 2003 Genesys Logic Incorporated. All rights reserved. No part of the materials may be reproduced in any form or by any means without prior written consent of Genesys Logic Inc.

Disclaimer:

ALL MATERIALS ARE PROVIDED "AS IS" WITHOUT EXPRESS OR IMPLIED WARRANTY OF ANY KIND. NO LICENSE OR RIGHT IS GRANTED UNDER ANY PATENT OR TRADEMARK OF GENESYS LOGIC INC.. GENESYS LOGIC HEREBY DISCLAIMS ALL WARRANTIES AND CONDITIONS IN REGARD TO MATERIALS, INCLUDING ALL WARRANTIES, IMPLIED OR EXPRESS, OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF INTELLECTUAL PROPERTY. IN NO EVENT SHALL GENESYS LOGIC BE LIABLE FOR ANY DAMAGES INCLUDING, WITHOUT LIMITATION, DAMAGES RESULTING FROM LOSS OF INFORMATION OR PROFITS. PLEASE BE ADVISED THAT THE MATERIALS MAY CONTAIN ERRORS OR OMMISIONS. GENESYS LOGIC MAY MAKE CHANGES TO THE MATERIALS OR TO THE PRODUCTS DESCRIBED THEREIN AT ANY TIME WITHOUT NOTICE.

Trademarks:

is a registrated trademark of Genesys Logic Inc.. All trademarks are the properties of their respective owners.

Office:


Genesys Logic, Inc.

12F, No. 205, Sec. 3, Beishin Rd., Shindian City,

Taipei, Taiwan

Tel: (886-2) 8913-1888 Fax: (886-2) 6629-6168

http://www.genesyslogic.com





Revision History

Revision	Date	Description	
0.90	09/19/2002	First draft release	
0.91	05/29/2003	Add pin diagram Add EERPOM signals Add pin number in pin description	






TABLE OF CONTENTS

CHAPTER 1 GENERAL DESCRIPTION	7
CHAPTER 2 FEATURES	8
CHAPTER 3 BLOCK DIAGRAM	
3.1 BLOCK DIAGRAM	
3.2 APPLICATION DIAGRAM	
CHAPTER 4 PIN ASSIGNMENT	11
4.1 PINOUTS	
4.2 PIN LIST	12
4.3 PIN DESCRIPTIONS	13
CHAPTER 5 REGISTERS	16
5.1 PCI CONFIGURATION REGISTERS DESCRIPTIONS	16
5.1.1 Function 0/1 Universal Host Controller Interface	16
5.1.2 Funcion 3 Enhanced Host Controller Interface	21
5.2 UHCIO/UHCI1 OPERATIONAL REGISTERS DESCRIPTIONS	26
5.2.1 USBCMD - USB Command Registers	
5.2.2 USBSTS - USB Status Registers	27
5.2.3 USBINTR - USB Interrupt Enable Registers	27
5.2.4 FRNUM - Frame Number Registers	27
5.2.5 FLBASEADD - Frame List Base Address Registers	28
5.2.6 Start of Frame (SOF) Modify Registers	28
5.2.7 PORTSC - Port Status and Control Registers	28
5.3 EHCI OPERATIONAL REGISTERS DESCRIPTIONS	29
5.3.1 HCIVERSION / CAPLENGTH Registers	29
5.3.2 HCSPARAMS Registers	29
5.3.3 HCCPARAMS Capability Parameters Registers	30
5.3.4 HCSP - PORTROUTE Companion Port Route Registers .	
5.3.5 USBCMD - USB Command Registers	
5.3.6 USBSTS Registers	
5.3.7 USBINTR - USB Interrupt Enable Registers	
5.3.8 FRINDEX - Frame Index Registers	



5.3.9 CTRLDSSEGMENT - Control Data Structure Segment Registers	34
5.3.10 PERIODICLISTABASE Registers	34
5.3.11 ASYNCLISTADDR Registers	35
5.3.12 CONFIGFLAG - Configure Flag Registers	35
5.3.13 PORTSC1~4 - Port Status and Control Registers	35
CHAPTER 6 FUNCTIONAL DESCRIPTION	38
6.1 POWER MANAGEMENT	38
6.1.1 Power Management State and Power Management Event support	38
6.1.2 PCI CLKRUNJ support	38
CHAPTER 7 PACKAGE DIMENSION	39





LIST OF FIGURES

Everypp 2.1 Dr. e. ev. Dr. en 114	
FIGURE 3.1 - BLOCK DIAGRAM	
FIGURE 3.2 - APPLICATION DIAGRAM	10
FIGURE 4.1 - PINOUT DIAGRAM	11
FIGURE 7.1 - GL880 128 PIN PQFP PACKAGE	39
LIST OF TABLES	7
TABLE 4.1 - PIN LIST	
TABLE 4.2 DIN DESCRIPTIONS	13





CHAPTER 1 GENERAL DESCRIPTION

The GL880 is a PCI-based USB 2.0 Host Controller. It integrates 2 Universal Host Controller (for full-speed/low-speed transactions) and 1 Enhanced Host Controller (for high-speed transactions). It provides higher bandwidth (480 Mbps) and is backward compatible with USB 1.1. The GL880 supports 4 downstream facing ports with 1.5 (low-speed), 12 (full-speed) and 480 (high-speed) Mbps transaction capability. This chip also supports PCI Bus Power Management Interface Specification 1.1 and provides legacy support for all downstream facing ports. The GL880 is ready to provide a PCI 4-port USB2.0 peripheral-interface for every segments of desktop and mobile computers. Support for the GL880 is built into Microsoft Windows XP and Windows 2000.






CHAPTER 2 FEATURES

- Compliant with Universal Serial Bus Specification Revision 2.0
- Compliant with *Universal Host Controller Interface Design Guide Revision 1.1*
- Compliant with Enhanced Host Controller Interface Specification Revision 1.00
- 32-bit, 33 MHz PCI interface compliant with PCI Local Bus Specification Interface Revision 2.3
- Configurable number of downstream ports (2 to 4)
- All downstream ports integrate high-speed, full-speed, and low-speed transceivers
- Two color LED indicator for each USB port
- Power reduction mode compliant with PCI Power Management Interface Specification Reversion 1.1
- Legacy support for keyboard and mouse
- System clock @12 MHz Crystal.
- 3.3V power supply
- PCI pads with 3.3V-driving, 5V-tolerant
- 128-pin PQFP package
- 8 kV ESD protection
- 0.35 μm process, full-scan design





CHAPTER 3 BLOCK DIAGRAM





3.2 Application Diagram





Figure 3.2 - Application Diagram



CHAPTER 4 PIN ASSIGNMENT

4.1 Pinouts





4.2 Pin List

Table 4.1 - Pin List

Pin#	Pin Name	Type									
1	VDD	P	33	AD11	I/O	65	VDD	P	97	PLLVDD	P
2	GND	P	34	AD10	I/O	66	GND	P	98	PLLGND	P
3	CBEJ3	I/O	35	AD9	I/O	67	AIND4	O	99	OSCX1	I
4	IDSEL	I	36	AD8	I/O	68	GIND4	O	100	OSCX2	О
5	AD23	I/O	37	CBEJ0	I/O	69	TESTM	I	101	OSCVDD	
6	AD22	I/O	38	AD7	I/O	70	ATPG	I	102	OSCGND	
7	AD21	I/O	39	VDD	P	71	PIN_EN	I	103	DMF3	I/O
8	AD20	I/O	40	GND	P	72	PWRENJ1	О	104	DMH3	I/O
9	AD19	I/O	41	AD6	I/O	73	OCJ1	I	105	DPH3	I/O
10	VDD	P	42	AD5	I/O	74	PWRENJ2	О	106	DPF3	I/O
11	GND	P	43	AD4	I/O	75	OCJ2	Ι	107	AVDD2	P
12	AD18	I/O	44	AD3	I/O	76	VDDAUX	P	108	AGND2	P
13	AD17	I/O	45	AD2	I/O	77	GND	P	109	DMF4	I/O
14	AD16	I/O	46	AD1	I/O	78	PWRENJ3	О	110	DMH4	I/O
15	CBEJ2	I/O	47	VDD	P	79	OCJ3	I	111	DPH4	I/O
16	FRAMEJ	I/O	48	GND	P	80	PWRENJ4	О	112	DPF4	I/O
17	IRDYJ	I/O	49	AD0	I/O	81	OCJ4	I	113	VDD	P
18	TRDYJ	I/O	50	CRUNJ	I/O	82	PRSTJ	I	114	GND	P
19	DEVSELJ	I/O	51	SMIJ	О	83	PMEJ	О	115	INTJ	О
20	VDD	P	52	PROMEN	I	84	VDDAUX	P	116	PCICLK	I
21	GND	P	53	PROMDO		85	GND	P	117	GNTJ	I
22	STOPJ	I/O	54	PROMCS		86	DMF1	I/O	118	REQJ	О
23	PERRJ	I/O	55	PROMDI		87	DMH1	I/O	119	AD31	I/O
24	SERRJ	0	56	VDD	P	88	DPH1	I/O	120	AD30	I/O
25	PAR	I/O	57	GND	P	89	DPF1	I/O	121	VDD	P
26	CBEJ1	I/O	58	PROMSK		90	AVDD1	P	122	GND	P
27	AD15	I/O	59	AIND1	О	91	AGND1	P	123	AD29	I/O
28	AD14	I/O	60	GIND1	О	92	DMF2	I/O	124	AD28	I/O
29	AD13	I/O	61	AIND2	О	93	DMH2	I/O	125	AD27	I/O
30	VDD	P	62	GIND2	О	94	DPH2	I/O	126	AD26	I/O
31	GND	P	63	AIND3	О	95	DPF2	I/O	127	AD25	I/O
32	AD12	I/O	64	GIND3	О	96	RREF	I/O	128	AD24	I/O



4.3 Pin Descriptions

Table 4.2 - Pin Descriptions

	PCI Interface						
Pin Name	Pin#	Type	Description				
PRSTJ	82	I	PCI reset (active low)				
PCICLK	116	I	PCI system clock (33 MHz)				
REQJ	118	О	PCI request (active low)				
GNTJ	117	I	PCI grant (active low, tri-state)				
AD[31:0]	119,120, 123~128, 5~9,12~14, 27~29, 32~36,38, 41~46,49	I/O	PCI address and data				
PAR	25	I/O	PCI parity				
CBEJ[3:0]	3,15,26, 37	I/O	PCI command and byte enables (active low)				
FRAMEJ	16	I/O	PCI cycle frame (active low)				
IRDYJ	17	I/O	PCI initiator ready (active low)				
TRDYJ	18	I/O	PCI target ready (active low)				
STOPJ	22	I/O	PCI stop (active low)				
IDSEL	4	I	PCI initialization device select				
DEVSELJ	19	I/O	PCI device select (active low)				
PERRJ	23	I/O	PCI parity error (active low)				
SERRJ	24	0	PCI system error (active low, open drain)				
INTJ	115	0	PCI interrupt signal for UHCI host controller1 (active low, open drain)				
РМЕЈ	83	О	PCI power management event (active low, open drain)				
CRUNJ	50	I/O	PCI clock control (active low, open drain)				

USB Interface							
Pin Name	Pin#	Type	Description				
OCJ[1:4]	73,75,79, 81	I	Over-current detect input (active low)				
PWRENJ[1:4]	72,74,78, 80	О	Port power enable (active low)				
DPF[1:4]	89,95,106 ,112	I/O	D+ for full/low speed operation				
DMF[1:4]	86,92,103 ,109	I/O	D- for full/low speed operation				

DPH [1:4]	88,94,105 ,111	I/O	D+ for high speed operation
DMH [1:4]	87,93,104 ,110	I/O	D- for high speed operation
GIND[1:4]	60,62,64, 68	О	Green LED output for port indicator (open drain)
AIND[1:4]	59,61,63, 67	О	Amber LED output for port indicator (open drain)

	System Interface						
Pin Name	Pin#	Type	Description				
OSCX1	99	I	Crystal input (12 MHz)				
OSCX2	100	О	Crystal output (12 MHz)				
RREF	96	I/O	510 Ohm reference resistor				
SMIJ	51	О	System management interrupt for legacy support				
TESTM	69	I	Test mode (internal pull-up) 0: enter test mode; 1: normal operation				

EEPROM Interface						
Pin Name	Pin#	Type	Description			
PROMEN	52	О	EEPROM Chip enable			
PROMDO	53	I	EEPROM Chip data in			
PROMCS	54	О	EEPROM Chip select			
PROMDI	55	0	EEPROM Chip data out			
PROMSK	58	0	EEPROM Chip clock			

Other Interface						
Pin Name	Pin#	Type	Description			
ATPG	70	1	No connection			
PIN_EN	71	=	Pull up 10K Ω resistor			

	Power / Ground						
Pin Name	Pin#	Type	Description				
VDD, GND	1,10,20, 30,39,47, 56,65,113 ,121/2, 11,21,31, 40,48,57, 66,77,85, 114,122	P	Power for digital logic part (8 VDD / 8 GND)				


AVDD, AGND	90,107 / 91,108	P	Power for USB transceiver part (2 AVDD / 2 AGND)
PLLVDD, PLLGND	97,98	P	Power for internal PLL (1 PLLVDD / 1 PLLGND)
VDDAUX	76,84	P	3.3V auxiliary power
OSCVDD	101	P	Power for internal OSC VDD
OSCGND	102	P	Power for internal OSC GND

Notation:

odpu

10000	•	
Type	O	Output
	I	Input
	В	Bi-directional
	B/I	Bi-directional, default input
	B/O	Bi-directional, default output
	P	Power / Ground
	A	Analog
	SO	Automatic output low when suspend
	pu	Internal pull up
	pd	Internal pull down

Open drain with internal pull up





CHAPTER 5 REGISTERS

This section lists the PCI configuration registers and operational registers for UHCI0/UHCI1/EHCI.

5.1 PCI Configuration Registers Descriptions

5.1.1 Function 0/1 Universal Host Controller Interface

Register	Address	Bit	R/W/W1C	Default Value	Descriptions
Device ID	0x02h	15:0	RO	0x8083h	Genesys Logic
T. 1 ID	0. 001	15.0	D.O.	0. 17 4.01	UHCI's device ID
Vendor ID	0x00h		RO	0x17A0h	Genesys Logic's Vendor ID
Command	0x04h	15:10	RO	000000b	Reserved
		9	RO	0b	GL880 doesnot supprt Fast Back-to-Back cycle.
		8	R/W	0b	SERRJ Enable: This bit is an enable bit for the SERRJ driver. 0: Disables the SERRJ driver 1: Enables the SERRJ driver
		7	RO	0b	Reserved
		6	R/W	Ob	Parity Error Response: This bit controls the device's response to parity errors. 0: The device sets its Detected Parity Error status bit(bit15 in the Status register) when an error is detected, but does not assert PERRJ and continues normal operation 1: The device must take its normal action when a parity error is detected
		5	RO	0b	GL880 doesnot support palette snoop cycles.
		4	RO	0b	GL880 doesnot support Memory Write and Invalidate Command
		3	RO	0b	GL880 doesnot support Special Cycles.
		2	R/W	0ь	Bus Master: Controls a device's ability to act as a master on the PCI bus. 0: Disables the device from generating PCI accesses 1: Allows the device to behave as a bus master
		1	RO	0b	UHCI0/UHCI1 doesnot support memory access.
4		0	R/W	0b	I/O Space Enable: Controls a device's response to I/O space accesses. 0: disables 1: enable

Status	0x06h	15	R/W1C	0b	Detected Parity Error:
Status	OXOON	13	IC WIC		This bit is set by GL880 whenever it detects a
					parity error even if parity error handling is disabled.
		14	R/W1C	0b	Signaled System Error:
		12	D/W1C	01-	This bit is set whenever GL880 asserts SERRJ
		13	R/W1C	0b	Received Master Abort:
					This bit is set by GL880 whenever its transaction is terminated with Master-Abort.
		12	R/W1C	0b	Received Target Abort:
		12	K/WIC	UU	This bit is set by GL880 whenever its
					transaction is terminated with Target-Abort.
		11	R/W1C	0b	Signaled Target Abort:
		11	IV WIC		This bit is set by GL880 whenever it terminates
					a transaction with Target-Abort.
		10:9	RO	01b	DEVSEL timing:
					GL880 supports medium decode.
		8	R/W1C	0b	Master Data Parity Error:
					This bit is only implemented by bus masters. It
					is set when three conditions are met:
					(1) The bus agent asserted PERRJ itself(on a
					read) or observed PERRJ asserted(on a write); (2) The agent setting the bit acted as the bus
					master for the operation in which the error
					occurred;
					(3) The Parity Error Response bit (Command
					register) is set.
		7	RO	0b	Fast Back-to-Back Capable:
		ľ			Fast Back-to –Back is not supported.
		6	RO	0b	Reserved
		5	RO	0b	Gl880 does not support
					66MHz operation.
		4	RO	1b	Capability List:
					GL880 implement Power Management
					capability.
		3:0	RO	0000b	Reserved
Class Code	0x09h	23:16	RO	0ch	BaseClass:
		1.5.0	7.0	0.01	Serial Bus Controller Device
		15:8	RO	03h	SubClass
		7.0	D.O.	001-	USB Device
		7:0	RO	00h	Interface
Revision ID	0x08h	7:0	RO	00h	Universal Host Controller Version 0.0
BIST	0x0fh	7:0	RO	00h	BIST is not supported
Header Type	uxuen	7:0	RO	80h (UHCI0) 00h (UHCI1)	PCI Multi-function device
Latency	0x0dh	7:3	R/W	00h	Latency Timer for this PCI bus master
Timer		2:0	RO	0h	
Cache Line	0x0ch	7:0	RO	00h	Cache Line Size
Size	o A o o ii	7.0		0011	Suche Blic Size

Base	0x10h	31:5	R/W	0h	Corresponds to I/O address signals AD[15:5]
Address	0711011	51.5	10 11		respectively.
Register		4:1	RO	0000b	Reserved
		0	RO	1b	Base address register field in this register maps to I/O space.
Subsystem ID	0x2eh	15:0	RO	0000h	Indicates Subsystem ID
Subsystem Vender ID	0x2ch	15:0	RO	0000h	Indicates Subsystem Vender ID
Capability Pointer	0x34h	7:0	RO	40h	Power Management Capability List header
Max_Lat	0x3fh	7:0	RO	00h	Frequency request of PCI access
Min_Gnt	0x3eh	7:0	RO	00h	Minimum request for burst period
Interrupt Pin	0x3dh	7:0	RO	01h	Routing to INTAJ
Interrupt Line	0x3ch	7:0	R/W	ffh	Indicates interrupt line's route
PMC	0x42h	15	RO	0b	Indicates whether D3cold is supported or not.
		14:11	RO	1111b	PMEJ can be asserted from D0,D1,D2,D3hot.
		10	RO	1b	D2_Support:
		9	RO	1b	Support D2 Power Management State D1 Suport:
					Support D1 Power Management State
		8:6	RO	00b	Aux_Current
					Indicates current requirement
					If PMEJ generation from D3cold is not supported by this host controller core, this field
					must return a value of "000b" when read.
					If PMEJ generation from D3cold is supported by
					this host controller core, following assignments apply:
					Bit Vaux
					876 Max.CurrentRequired
					1 1 1 375mA
					1 1 0 320mA
					1 0 1 270mA
					1 0 0 220mA
					0 1 1 169mA 0 1 0 100mA
					0 0 1 55mA
					0 0 0 0 0mA
		5	RO	0b	Does not required Specific Initialization before
			<u> </u>		the generic class device driver is able to use it.
		4	RO	0b	Reserved
		3	RO	0b	PME Clock:
		2:0	RO	010b	PCICLK is not required for PMEJ assertion Version:
		2.0	INO	0100	PCI Power Management Interface Specification release 1.1
Next Pointer	0x41h	7:0	RO	00h	No next item in the list
Capability ID	0x40h	7:0	RO	01h	PCI Power Management Interface
1 .,			_		

PMCSR	0x44h	15	R/W1C	0b	PME Status:
INCSK	UX44II	13	IX/ W I C	00	This bit is set to "1" when the function would
					normally assert PMEJ sugnal independent of the
					state of the PME En bit.
					Writing a "1" to this bit will clear it and cause
					the function to stop asserting a PMEJ(if
					enabled). Writing a "0" has no effect.
		14:13	D.O.	00b	Data Scale:
		14.13	KO	000	
		12:9	RO	0000b	Data register is not implemented.
		12:9	RO	00000	Data_Select: Data register is not implemented.
		8	R/W	0b	PME En:
		0	IX/ VV	00	Enable to assert PMEJ.
					0b: PMEJ assertion disable
					1b: PMEJ assertion enable
					This bit default to "0" if the host controller core
					does not support PMEJ generation from D3cold.
					If the host controller core supports PMEJ generation from D3cold, then this bit is sticky
					and must be explicitly cleared by the OS each
					time it is initially loaded.
		7:2	RO	00h	Reserved
		1:0	R/W	00b	Power State:
					Shows power state of a host controller core and
					sets the host controller core into a new power state.
					<mark>00</mark> b: D0
					01b: D1
					10b: D2
					11b: D3hot
SBRN	0x60h	7:0	RO	10h	Serial Bus Specification Release
					Number 1.0
UHCI	0xC0h-	15	R/W1C	0	SMI Caused by End of Pass-through. Indicates
Legacy	0xC1h				whether the event occurred.
Support	(UHCI0				1: Event Occurred
	only)				0: Software clears this bit by writing a 1 to the
					bit location.
		14	RO	0	Reserved
		13	R/W	1	PCI Interrupt Enable. Used to prevent the USB
		13	13/ 1/	1	controller from generating an interrupt due to
					transactions on its ports.
					1: Enable
					0: Disable
		12	RO	0	SMI Caused by USB Interrupt. Indicates
		12	INO.		iwhether the event occurred.
					1: Event Occurred
					0: No event occurred.
		11	R/W1C	0	SMI Caused by Port 64 Write. Indicates whether
		11	IV W IC	U	the event occurred.
					1: Event Occurred
					0: Software clears this bit by writing a 1 to the
•	Į		<u> </u>	L	bit location.

		10	R/W1C	0	SMI Caused by Port 64 Read. Indicates whether the event occurred.
					1: Event Occurred
					0: Software clears this bit by writing a 1 to the bit location.
		9	R/W1C	0	SMI Caused by Port 60 Write. Indicates whether
					the event occurred.
					1: Event Occurred
					0: Software clears this bit by writing a 1 to the bit location.
		8	R/W1C	0	SMI Caused by Port 60 Read. Indicates whether
					the event occurred.
					1: Event Occurred
					0: Software clears this bit by writing a 1 to the bit location.
		7	R/W	0	SMI at End of Pass-through Enable. May need to
					cause SMI at the end of a pass-through.
					Can occur if an SMI is generated in the middle
					of a pass through, and needs to be serviced later. 1: Enable
					0: Disable
		6	RO	0	Pass Through State.
					1: Indicates that the state machine is in the
					middle of an A20GATE pass-through sequence.
					0: If software needs to reset this bit, it should set bit 5 to 0.
		5	R/W	0	A20Gate Pass-Through Enable.
			10 11		1: Allows A20GATE sequence Pass-Through
					function. SMI# will not be generated, even if
					the various enable bits are set.
		4	D/III		0: Disable
		4	R/W	0	SMI on USB IRQ Enable 1: USB interrupt will cause an SMI event.
					0: Disable
		3	R/W	0	SMI on Port 64 Writes Enable.
					1: A write to port 64h will cause an SMI event.
		2	D/III		0: Disable
		2	R/W	0	SMI on Port 64 Reads Enable. 1: A read to port 64h will cause an SMI event.
		4			0: Disable
		1	R/W	0	SMI on Port 60 Writes Enable.
					1: A write to port 60h will cause an SMI event.
			D /777		0: Disable
		0	R/W	0	SMI on Port 60 Reads Enable.
					1: A read to port 60h will cause an SMI event. 0: Disable
Serial ROM	0xF0h	4	RO	X	Output of Serial ROM.
Control	(UHCI0 only)	3	R/W	0	ROMDI
	37	2	R/W	0	ROMCS
		1	R/W	0	ROMSK
		0	R/W	0	Reserved



5.1.2 Funcion 3 Enhanced Host Controller Interface

Register	Address	Bit	R/W/W1C	Default Value	Descriptions
Device ID	0x02h	15:0	RO	0x8084h	Genesys Logic UHCI's device ID
Vendor ID	0x00h	15:0	RO	0x17A0h	Genesys Logic's Vendor ID
Command	0x04h	15:10	RO	000000ь	Reserved
		9	RO	0b	GL880 doesnot supprt Fast Back-to-Back cycle.
		8	R/W	0b	SERRJ Enable: This bit is an enable bit for the SERRJ driver. 0: Disables the SERRJ driver 1: Enables the SERRJ driver
		7	RO	0b	Reserved
		6	R/W	ОЬ	Parity Error Response: This bit controls the device's response to parity errors. 0: The device sets its Detected Parity Error status bit(bit15 in the Status register) when an error is detected, but does not assert PERRJ and continues normal operation 1: The device must take its normal action when a parity error is detected
		5	RO	0b	GL880 doesnot support palette snoop cycles.
		4	RO	0b	GL880 doesnot support Memory Write and Invalidate Command
		3	RO	0b	GL880 doesnot support Special Cycles.
		2	R/W	0b	Bus Master: Controls a device's ability to act as a master on the PCI bus. 0: Disables the device from generating PCI accesses 1: Allows the device to behave as a bus master
	4	1	R/W	0b	Memory Space: Controls a device's response to Memory space accesses. 0: Disables the device response 1: Allows the device to respond to Memory space accesses
		0	RO	0b	EHCI doesnot support IO access.
Status	0x06h	15	R/W1C	0b	Detected Parity Error: This bit is set by GL880 whenever it detects a parity error even if parity error handling is disabled.
		14	R/W1C	0b	Signaled System Error: This bit is set whenever GL880 asserts SERRJ
4		13	R/W1C	0b	Received Master Abort: This bit is set by GL880 whenever its transaction is terminated with Master-Abort.
		12	R/W1C	0b	Received Target Abort: This bit is set by GL880 whenever its transaction is terminated with Target-Abort.

	1	1		T	I and the second
		11	R/W1C	0b	Signaled Target Abort:
					This bit is set by GL880 whenever it terminates
					a transaction with Target-Abort.
		10:9	RO	01b	DEVSEL timing:
					GL880 support medium decode.
		8	R/W1C	0b	Master Data Parity Error:
					This bit is only implemented by bus masters. It
					is set when three conditions are met:
					(4) The bus agent asserted PERRJ itself(on a
					read) or observed PERRJ asserted(on a
					write);
					(5) The agent setting the bit acted as the bus
					master for the operation in which the error
					occurred;
					The Parity Error Response bit (Command
					register) is set.
		7	RO	0b	Fast Back-to-Back Capable:
		l '	iko	00	Fast Back-to Back is not supported.
		6	RO	0b	Reserved
		5	RO	0b	G1880 doesnot support 66MHz operation.
		4	RO	1b	Capability List:
			ito	10	GL880 implement Power Management
					capability.
		3:0	RO	0000b	Reserved
Class Code	0x09h	23:16	RO	0ch	BaseClass:
Class Code	ONOTH	23.10	Tto	o c ii	Serial Bus Controller Device
		15:8	RO	03h	SubClass
		13.0	lto	OSII	USB Device
		7:0	RO	20h	Interface
		7.0	KO	2011	Enhanced Host Controller
Revision ID	0x08h	7:0	RO	00h	Version 0.0
BIST	0x0fh	7:0	RO	00h	BIST is not supported
J 1	0x0eh	7:0	RO	00h	PCI Multi-function device
Latency	0x0dh	7:3	R/W	00h	Latency Timer for this PCI bus master
Timer		2:0	RO	0h	
Cache Line	0x0ch	7:0	RO	00h	Cache Line Size
Size					
Base	0x10h	31:8	R/W	000h	Corresponds to I/O address signals AD[15:5]
Address of					respectively.
Memory		7:3	RO	00000b	Reserved
Space			RO	0006	
(BAR)		2:0	KU	000Ь	Base address register field in this register maps to memory space.
Subsystem	0x2eh	15:0	RO	0000h	Indicates Subsystem ID
ID					
Subsystem	0x2ch	15:0	RO	0000h	Indicates Subsystem Vender ID
Vender ID	OAZVII	15.0		000011	indicates subsystem vender in
Capability	0x34h	7:0	RO	40h	Power Management Capability List header
Pointer	UAJ4II	/.0	IKO	7011	1 Ower Management Capability List header
ronner					
	l	1	1		

Max_Lat	0x3fh	7:0	RO	00h	Frequency request of PCI access
Min_Gnt	0x3eh	7:0	RO	00h	Minimum request for burst period
Interrupt Pin	0x3dh	7:0	RO	01h	Routing to INTAJ
Interrupt Line	0x3ch	7:0	R/W	ffh	Indicates interrupt line's route
PMC	0x42h	15	RO	0b	Indicates whether D3cold is supported or not.
		14:11	RO	1111b	PMEJ can be asserted from D0,D1,D2,D3hot.
		10	RO	1b	D2_Support:
		10	KO	10	Support D2 Power Management State
		9	RO	1b	D1_Suport:
		0.6	D.O.	0.01	Support D1 Power Management State
		8:6	RO	00b	Aux_Current Indicates current requirement
					If PMEJ generation from D3cold is not
					supported by this host controller core, this field
					must return a value of "000b" when read.
					If PMEJ generation from D3cold is supported by
					this host controller core, following assignments apply:
					Bit Vaux
					8 7 6 Max.CurrentRequired 1 1 1 375mA
					1 1 0 373mA 1 1 0 320mA
					1 0 320mA 1 0 1 270mA
					1 0 0 270mA
					0 1 1 169mA
					0 1 0 100mA
					0 0 1 55mA
					0 0 0 0mA
		5	RO	0b	Does not required Specific Initialization before
			D.O.	01	the generic class device driver is able to use it.
		4	RO	0b	Reserved
		3	RO	0b	PME Clock:
		•	7.0	0.4.01	PCICLK is not required for PMEJ assertion
		2:0	RO	010b	Version:
					PCI Power Management Interface Specification release 1.1
Next Pointer	0x41h	7:0	RO	00h	No next item in the list
Capability ID		7:0	RO	01h	PCI Power Management Interface
PMCSR	0x44h	15	R/W1C	0b	PME Status:
I WICOK	VATTII		10 11 10		This bit is set to "1" when the function would
					normally assert PMEJ sugnal independent of the
					state of the PME_En bit.
					Writing a "1" to this bit will clear it and cause
					the function to stop asserting a PMEJ(if
					enabled). Writing a "0" has no effect.
		14:13	RO	00b	Data_Scale:
		12.0	D.O.	00001	Data register is not implemented.
		12:9	RO	0000b	Data_Select:
	L		<u> </u>	<u> </u>	Data register is not implemented.

		8	R/W	0b	PME_En: Enable to assert PMEJ.
					Ob: PMEJ assertion disable 1b: PMEJ assertion enable
					This bit default to "0" if the host controller core
					does not support PMEJ generation from D3cold.
					If the host controller core supports PMEJ generation from D3cold, then this bit is sticky
					and must be explicitly cleared by the OS each
					time it is initially loaded.
		7:2	RO	00h	Reserved
		1:0	R/W	00b	Power State: Shows power state of a host controller core and
					sets the host controller core into a new power state.
					00b: D0
					01b: D1
					10b: D2 11b: D3hot
SBRN	0x60h	7:0	RO	20h	Serial Bus Specification Release
SBICI V	OXOON	7.0	ito	2011	Number 2.0
FLADJ	0x61h	7:6	RO	00b	Reserved
		5:0	R/W	20h	Frame Length Timing Value:
					Default SOF cycle time is 60000h
PORTWAK	0x62h	15:0	R/W	00h	Port wake capabilities (1:4) ports are to be used for wake events.
ECAP EHCI	0xC0h	31:25	P()	0h	Reserved
Legacy	UXCUII			UII	
Support		24	R/W	0	HC OS Owned Semaphore
Capabiity					System software sets this bit to request ownership of the EHCI controller. Ownership is
					obtained when this bit reads as one and the HC
					BIOS Owned Semaphore bit reads as zero.
		23:17	RO	0	Reserved
		16	R/W	0	HC BIOS Owned Semaphore The BIOS sets this
					bit to establish ownership of the EHCI controller.
					System BIOS will set this bit to a zero in
					response to a request for ownership of the EHCI
		15:8	RO	0	controller by system software. Next EHCI Capability Pointer. No other
		13.6	KO	U	capability is implemented in GL880.
		7:0	RO	01	Capability ID: current capability is EHCI Legacy
					Support Capability.
USB Legacy	C4h	31	W1C	0	SMI on BAR. This bit is set to one whenever the
Support/					Base Address
Control Status		30	W1C	0	Register (BAR) is written. SMI on PCI Command. This bit is set to one
Status		30	WIC		whenever the PCI Command Register is written.
		29	W1C	0	SMI on OS Ownership Change. This bit is set to
					one whenever the HC OS Owned Semaphore bit
					in the USBLEGSUP register transitions from 1
		28:22	D.O.	0	to a 0 or 0 to a 1 Reserved

1		T ₂	Terrary
21	RO	0	SMI on Async Advance. Shadow bit of the
			Interrupt on Async Advance bit in the USBSTS
			register.
			To set this bit to a zero, system software must
			write a one to the Interrupt on Async Advance bit
			in the USBSTS register.
20	D.O.	0	
20	RO	0	SMI on Host System Error. Shadow bit of <i>Host</i>
			System Error bit in the USBSTS register.
			To set this bit to a zero, system software must
			write a one to the <i>Host System Error</i> bit in the
			USBSTS register.
19	RO	0	SMI on Frame List Rollover. Shadow bit of
			Frame List Rollover bit in the USBSTS register
			To set this bit to a zero, system software must
			write a one to the <i>Frame List Rollover</i> bit in the
			USBSTS register.
18	RO	0	SMI on Port Change Detect. Shadow bit of <i>Port</i>
1			Change Detect bit in the USBSTS register
			To set this bit to a zero, system software must
1			write a one to the Port Change Detect bit in the
1			USBSTS register.
17	RO	0	SMI on USB ErrorShadow bit of USB Error
1 /	KO	U	·
			Interrupt (USBERRINT) bit in the USBSTS
			register
			To set this bit to a zero, system software must
			write a one to the <i>USB Error Interrupt</i> bit in the
			USBSTS register.
16	RO	0	SMI on USB Complete Shadow bit of <i>USB</i>
			Interrupt (USBINT) bit in the USBSTS register
			To set this bit to a zero, system software must
			write a one to the <i>USB Interrupt</i> bit in the
			USBSTS register.
15	R/W	0	SMI on BAR EnableWhen this bit is one and
13	IX/ VV	U	
1.4	D/TI	0	SMI on BAR is one, then GL880 will issue an SMI.
14	R/W	0	SMI on PCI Command Enable. When this bit is
			one and SMI on PCI
			Command is one, then GL880 will issue an SMI.
13	R/W	0	SMI on OS Ownership EnableWhen this bit is a
			one AND the OS Ownership Change bit is one,
			GL880 will issue an SMI.
12:6	RO	0	Reserved
5	R/W	0	SMI on Async Advance Enable. When this bit is
	17/ 14	[
			a one, and the SMI on Async Advance bit (above)
	1		in this register is a one, GL880 will issue an
	2.5		SMI immediately.
4	R/W	0	SMI on Host System Error Enable When this
4	R/W	0	
4	R/W	0	SMI on Host System Error Enable When this
4	R/W	0	SMI on Host System Error Enable When this bit is a one, and the SMI on Host System Error
		0	SMI on Host System Error Enable When this bit is a one, and the <i>SMI on Host System Error</i> bit (above) in this register is a one, GL880 will issue an SMI immediately.
3	R/W		SMI on Host System Error Enable When this bit is a one, and the <i>SMI on Host System Error</i> bit (above) in this register is a one, GL880 will issue an SMI immediately. SMI on Frame List Rollover Enable. When this
			SMI on Host System Error Enable When this bit is a one, and the <i>SMI on Host System Error</i> bit (above) in this register is a one, GL880 will issue an SMI immediately. SMI on Frame List Rollover Enable. When this bit is a one, and the <i>SMI on Frame List Rollover</i>
			SMI on Host System Error Enable When this bit is a one, and the <i>SMI on Host System Error</i> bit (above) in this register is a one, GL880 will issue an SMI immediately. SMI on Frame List Rollover Enable. When this

]	2	R/W	0	SMI on Port Change Enable. When this bit is a
				one, and the SMI on Port Change Detect bit
				(above) in this register is a one, GL880 will issue
				an SMI immediately.
	1	R/W	0	SMI on USB Error Enable. When this bit is a
				one, and the SMI on USB Error bit (above) in
				this register is a one, GL880 will issue an SMI
				immediately.
	0	R/W	0	USB SMI Enable. When this bit is a one, and the
				SMI on USB Complete bit (above) in this register
				is a one, GL880 will issue an SMI immediately.

5.2 UHCI0/UHCI1 Operational Registers Descriptions

5.2.1 USBCMD - USB Command Registers

Register	Address	Bit	R/W/W1C	Default Value	Descriptions
Reserved	0x00h	15:8	RO	0x00h	Reserved
Max Packet (MAXP)		7	R/W	0b	This bit selects the maximum packet size that can be used for full speed bandwidth reclamation at the end of a frame. This value is used by GL880 to determine whether it should initiate another transaction based on the time remaining in the SOF counter. 1: 64 bytes. 0:32 bytes.
Configure Flag (CF)		6	R/W	0b	HCD software sets this bit as the last action in its process of configuring GL880.
Software Debug (SWDBG)		5	R/W	0b	In SW Debug mode, GL880 clears the Run/Stop bit after the completion of each USB transaction. The next transaction is executed when software sets the Run/Stop bit back to 1. 1: Debug mode. 0: Normal Mode.
Force Global Resume (FGR)		4	R/W	0b	GL880 sends the Global Resume signal on the USB. leave resume state.
Enter Global Suspend Mode (EGSM)	7/	3	R/W	0b	1: GL880 enters the Global Suspend mode. 0: leave global suspend mode
Global Reset (GRESET)		2	R/W	0b	When this bit is set, GL880 sends the global reset signal on USB and then resets all its logic, including the internal hub registers.
Host Controller Reset (HCRESET)		1	R/W	0b	When this bit is set, GL880 resets its internal timers, counters, state machines, etc. to their initial value.
Run/Stop (RS)		0	R/W	0b	1: Run. 0: Stop.



5.2.2 USBSTS - USB Status Registers

Register	Address	Bit	R/W/W1C	Default Value	Descriptions
Reserved	0x02h	15:6	RO	0x000h	Reserved
HCHalted		5	R/W1C	0b	GL880 sets this bit to 1 after it has stopped executing as a result of the Run/Stop bit being set to 0, either by software or by GL880 (debug mode or an internal error).
Host Controller Process Error		4	R/W1C	0b	GL880 sets this bit to 1 when it detects a fatal error and indicates that GL880 suffered a consistency check failure while processing a Transfer Descriptor.
Host System Error		3	R/W1C	0b	GL880 sets this bit to 1 when a serious error occurs during a host system access.
Resume Detect		2	R/W1C	0b	GL880 sets this bit to 1 when it receives a "RESUME" signal from a USB device.
USB Error Interrupt		1	R/W1C	0b	GL880 sets this bit to 1 when completion of a USB transaction results in an error condition.
USB Interrupt (USBINT)		0	R/W1C	0b	GL880 sets this bit to 1 when the cause of an interrupt is a Completion of a USB transaction whose Transfer Descriptor had its IOC bit set.

5.2.3 USBINTR - USB Interrupt Enable Registers

Register	Address	Bit	R/W/W1C	Default Value	Descriptions
Reserved	0x04h	15:4	RO	0x000h	Reserved
Short Packet Interrupt Enable		3	R/W	0b	1: Enabled. 0:Disabled.
Interrupt On Complete (IOC)		2	R/W	0b	1: Enabled. 0:Disabled.
Enable					
Resume Interrupt Enable		1	R/W	0b	1: Enabled. 0:Disabled.
Timeout/CR C Interrupt Enable		0	R/W	0b	1: Enabled. 0:Disabled

5.2.4 FRNUM - Frame Number Registers

Register	Address	Bit	R/W/W1C	Default Value	Descriptions
Reserved	0x06h	15:11	RO	0x00h	Reserved
Frame List		10:0	R/W	0x000h	This register provides the frame number in the
Current					SOF Frame. The value in this register increments
Index/Frame					at the end of each time frame (approximately
Number					every 1 ms).



5.2.5 FLBASEADD - Frame List Base Address Registers

Register	Address	Bit	R/W/W1C	Default Value	Descriptions
Base	0x08h	31:12	R/W		These bits correspond to memory address signals
Address					[31:12], respectively.
Reserved		11:0	RO	0x000h	Reserved

5.2.6 Start of Frame (SOF) Modify Registers

Register	Address	Bit	R/W/W1C	Default Value	Descriptions
Reserved	0x0ch	7	RO	0b	Reserved
SOF Timing Value		6:0	R/W		The SOF cycle time (number of SOF counter clock periods to generate a SOF frame length) is equal to 11936 + value in this field. The default value is decimal 64 which gives a SOF cycle time of 12000.

5.2.7 PORTSC - Port Status and Control Registers

Register	Address	Bit	R/W/W1C	Default Value	Descriptions
Reserved	(0x10h- 0x11h)—	15:13	RO	000b	Reserved
Suspend	Port1 (0x12h- 0x13h)— Port2	12	R/W	Ob	This bit should not be written to a 1 if global suspend is active (bit 3=1 in the USBCMD register). 1: Port in suspend state. 0: Port not in suspend state.
Reserved		11:10	RO	00b	Reserved
Port Reset		9	R/W	ОЬ	1: Port is in Reset. 0:Port is not in Reset.
Low Speed Device Attached		8	RO	0b	1: Low speed device is attached to this port. 0:Full speed device. Writes have no effect.
Reserved		7	RO	1b	Reserved
Resume Detect		6	R/W	0b	Resume detected/driven on port. No resume (K-state) detected/ driven on port.
Line Status		5:4	RO	00b	These bits reflect the D+ (bit 4) and D- (bit 5) signals lines' logical levels.
Port Enable/Disable Change		3	R/W1C	0b	Port enabled/disabled status has changed. No change.
Port Enable/Disable		2	R/W	0b	1: Enable. 0: Disable.
Connect Status Change		1	R/W1C	0b	Indicates a change has occurred in the port's Current Connect Status (see bit 0). 1: Change in Current Connect Status. 0: No change.

Current	0	RO	0b	This value reflects the current state of the port,
Connect				and may not correspond directly to the event that
Status				caused the Connect Status Change bit (Bit 1) to
				be set.
				1: Device is present on port.
				0: No device is present.

5.3 EHCI Operational Registers Descriptions

${\bf 5.3.1~HCIVERSION\,/\,CAPLENGTH\,Registers}$

Register	Address	Bit	R/W/W1C	Default Value	Descriptions
Interface Version Number	0x00	31:16	RO	0x0100H	Complies with EHCI 1.0
Reserved		15:8	RO	0x0H	Reserved
Capability Registers Length		7:0	RO		Offset address for the beginning of operational registers.

5.3.2 HCSPARAMS Registers

Register	Address	Bit	R/W/W1C	Default Value	Descriptions
Reserved	0x04	31:24	RO	0h	Reserved
Debug Port Number		23:20		0h	GL880 does not support debug port.
Reserved		19:17		0h	Reserved
Port Indicators (P_INDICA TOR)		16		16	GL880 support the port indicator control.
Number of Companion Controller (N CC)		15:12		2h	GL880 implement 2 UHCI.
Number of Portrs per Companion Controller (N PCC)		11:8		2h	Indicates the number of ports supported companion UHCI.
Port Routing Rules		7		1b	The port routing is explicitly enumerated by the first N_PORTS elements of the HCSP_PORTROUTE array.
Reserved		6:5		0h	Reserved
Port Power Control (PPC)		4		1b	GL880 have port power switches.
Number of Ports (N_PORTS)		3:0		4h	GL880 implements 4 ports.



5.3.3 HCCPARAMS Capability Parameters Registers

Register	Address	Bit	R/W/W1C	Default Value	Descriptions
Reserved	08H	31:16	RO	0000h	Reserved
EHCI Extended Capability Pointer (EECP)		15:8		C0h	GL880 implements Legayc Support Capability.
Isochronous Scheduling Threshold		7:4		1h	GL880 holds one micro-frame of isochronous data structure.
Reserved		3		0h	Reserved
Asynchronous Schedule Park Capability		2		1	GL880 support asynchronous park function.
Programmable Frame List Flag		1		1b	GL880 supports programmable frame list length.
64-bit Addressing Capability		0		0b	GL880 doesnot support 64-bit addressing mode.

5.3.4 HCSP - PORTROUTE Companion Port Route Registers

Register	Address	Bit	R/W/W1C	Default Value	Descriptions
Reserved	0CH	31:16	RO	0000h	Reserved
Companion Port Route		15:0			Port 1, and 2 are routed to UHCI 0. Port 3 and 4 are routed to UHCI 1.

5.3.5 USBCMD - USB Command Registers

Register	Address	Bit	R/W/W1C	Default Value	Descriptions
Reserved	20H	31:24	RO	0h	Reserved
Interrupt Threshold		23:16	R/W	08h	Indicates the maximum rate at which HC will issue interrupts.
Control					Value Maximum Interrupt Interval 00h: Reserved
					01h: 1 micro-frame 02h: 2 micro-frames
					04h: 4 micro-frames 08h: 8 micro-frames (1 ms)
					10h: 16 micro-frames (2 ms)
					20h: 32 micro-frames (4 ms) 40h: 64 micro-frames (8 ms)
Reserved.		15:12	RO	0h	Any other value yields undefined result. Reserved

Asynchronous Schedule Park Mode Enable	11	R/W.	1b	Software uses this bit to enable or disable Park mode. When this bit is one, Park mode is enabled. When this bit is a zero, Park mode is disabled.
Reserved	10	RO	0h	Reserved
Asynchronous Schedule Park Mode Count		R/W	3h	This register indicates the count of the number of successive transactions GL880 is allowed to execute from a high-speed queue head on the Asynchronous schedule before continuing traversal of the Asynchronous schedule. Software must not write a zero to this bit when Park Mode Enable is a one.
Light Host Controller Reset		R/W	Oh	This bit allows driver to reset EHCI without affecting the state of port or relationship to companion host controller. A host software read of this bit as zero indicates the Light Host Controller Reset has completed and it is safe for host software to re-initialize the host controller. A host software read of this bit as a one indicates the Light Host Controller Reset has not yet completed.
Interrupt on Async Advance Doorbell (IOAADB)	6	R/W	0b	This bit is used as a doorbell by software to tell GL880 to issue an interrupt the next time it advances asynchronous schedule. Software must write a 1 to this bit to ring the doorbell. When GL880 has evicted all appropriate cached schedule state, it sets the Interrupt on Async Advance status bit in the USBSTS register. GL880 sets this bit to a zero after it has set the Interrupt on Async Advance status bit in the USBSTS register to a one.
Asynchronous Schedule Enable	5	R/W	0b	This bit controls whether GL880 skips processing the Asynchronous Schedule.
Periodic Schedule Enable	4	R/W	,0b	This bit controls whether the host controller skips processing the Periodic Schedule.
Frame List Size	3:2	R/W	0h	This field specifies the size of the frame list. The size of the frame list controls which bits in the Frame Index Register should be used for the Frame List Current index. 00b: 1024 elements (4096 bytes) 01b: 512 elements (2048 bytes) 10b: 256 elements (1024 bytes) – 11b: Reserved

Host	1	R/W	0b	This bit is used by software to reset GL880.
Controller				When software writes a one to this bit, GL880
Reset				resets its internal pipelines, timers, counters,
(HCRESET)				state achines, etc. to their initial value. Any
()				transaction currently in progress on USB is
				immediately terminated. A USB reset is not
				driven on downstream ports.
				PCI Configuration registers are not affected by
				this reset. All operational registers, including
				port registers and port state machines are set to
				their initial values. Port ownership reverts to the
				companion host controller(s). This bit is set to
				zero by GL880 when the reset process is complete.
				Software cannot terminate the reset process early
				by writing a zero to this register.
				HCD should not set this bit to a one when the
				HCHalted bit is a zero.
Run/Stop	0	R/W	0b	When set to a 1, GL880 proceeds with execution
(RS)				of the schedule. GL880 continues execution as
				long as this bit is set to a 1. When this bit is set
				to 0, GL880 completes the current and any
				actively pipelined transactions on the USB and
				then halts.

5.3.6 USBSTS Registers

Register	Address	Bit	R/W/W1C	Default Value	Descriptions
Reserved	24H	31:16	RO	0h	Reserved
Asynchronous Schedule Status		15	RO	0b	The bit reports the current real status of the Asynchronous Schedule. If this bit is a zero then the status of the Asynchronous Schedule is disabled. If this bit is a one then the status of the Asynchronous Schedule is enabled.
Periodic Schedule Status		14	RO	0b	The bit reports the current real status of the Periodic Schedule. If this bit is a zero then the status of the Periodic Schedule is disabled. If this bit is a one then the status of the Periodic Schedule is enabled.
Reclamation		13	RO	0b	This is a read-only status bit, which is used to detect an empty asynchronous schedule.
HCHalted		12	RO	0b	This bit is a zero whenever the Run/Stop bit is a one. GL880 sets this bit to one after it has stopped executing as a result of the Run/Stop bit being set to 0, either by software or by GL880
Reserved.		11:6	RO	0h	Reserved.
Interrupt on Async Advance		5	R/W1C	0b	This bit indicates the GL880 assert interrupt and the source is from IOAADB of USBCMD.

Host System	4	R/W1C	0b	GL880 sets this bit to 1 when a serious error
Error				occurs during a host system access involving it.
				In a PCI system, conditions that set this bit to 1
				include PCI Parity error, PCI Master Abort, and
				PCI Target Abort. When this error occurs,
				GL880 clears the Run/Stop bit in the Command
				register to prevent further execution of the
				scheduled TDs.
Frame List	3	R/W1C	0b	GL880 sets this bit to a one when the Frame List
Rollover				Index rolls over from its maximum value to zero.
				The exact value at which the rollover occurs
				depends on the frame list size.
Port Change	2	R/W1C	0b	GL880 sets it to a one when any port for which
Detect				the Port Owner bit in the PORTSC[n] register is
				set to zero is observes the following conditions:
				1) A change bit of port transitions from a zero to
				a one.
				2) A PORTSC[n] register Force Port Resume bit
				of port transitions from a zero to a one as a result
				of a J-K transition detected on a suspended port.
USB Error	1	R/W1C	0b	GL880 sets this bit to 1 when completion of a
Interrupt				USB transaction results in an error condition
(USBERRINT)				(e.g., error counter underflow). If the TD on
				which the error interrupt occurred also had its
				IOC bit set, both this bit and USBINT bit are set.
USB	0	R/W1C	0b	GL880 sets this bit to 1 on the completion of a
Interrupt				USB transaction, which results in the retirement
(USBINT)				of a Transfer Descriptor that had its IOC bit set.
				GL880 also sets this bit to 1 when a short packet
				is detected.

5.3.7 USBINTR - USB Interrupt Enable Registers

Register	Address	Bit	R/W/W1C	Default Value	Descriptions
Reserved	28H	31:6	RO	0h	Reserved
Interrupt on Async Advance Enable	7	5	R/W	0b	When this bit is a one, and the Interrupt on Async Advance bit in the USBSTS register is a one, GL880 will issue an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing the Interrupt on Async Advance bit.
Host System Error Enable		4	R/W	0b	When this bit is a one, and the Host System Error Status bit in the USBSTS register is a one, GL880 will issue an interrupt. The interrupt is acknowledged by software clearing the Host System Error bit.
Frame List Rollover Enable.		3	R/W	ОЬ	When this bit is a one, and the Frame List Rollover bit in the USBSTS register is a one, GL880 will issue an interrupt. The interrupt is acknowledged by software clearing the Frame List Rollover bit.

Port Change Interrupt Enable.	2	R/W	0b	When this bit is a one, and the Port Change Detect bit in the USBSTS register is a one, GL880 will issue an interrupt. The interrupt is acknowledged by software clearing the Port
				Change Detect bit.
USB Error	1	R/W	0b	When this bit is a one, and the USBERRINT bit
Interrupt				in the USBSTS register is a one, GL880 will
Enable.				issue an interrupt at the next interrupt threshold.
				The interrupt is acknowledged by software
				clearing the USBERRINT bit.
USB	0	R/W	0b	When this bit is a one, and the USBINT bit in the
Interrupt				USBSTS register is a one, GL880 will issue an
Enable.				interrupt at the next interrupt threshold. The
				interrupt is acknowledged by software clearing
				the USBINT bit.

5.3.8 FRINDEX - Frame Index Registers

Register	Address	Bit	R/W/W1C	Default Value	Descriptions
Reserved	2CH	31:14	RO	0x0h	Reserved
Frame Index.		13:0	R/W		The value in this register increments at the end of each time frame (e.g. micro-frame). Bits [N:3] are used for the Frame List current index. This means that each location of the frame list is accessed 8 times (frames or micro-frames) before moving to the next index. The following illustrates values of N based on the value of the Frame List Size field in the USBCMD register. USBCMD[Frame List Size] Number Elements N 00b (1024) 12 01b (512) 11 10b (256) 10 11b Reserved

5.3.9 CTRLDSSEGMENT - Control Data Structure Segment Registers

Register	Address	Bit	R/W/W1C	Default Value	Descriptions
CTRLDSSE	30H	31:0	RO	0x0h	GL880 doesnot support 64-bit addressing mode.
GMENT					

5.3.10 PERIODICLISTABASE Registers

Register	Address	Bit	R/W/W1C	Default Value	Descriptions
Reserved.	34H	31:12	RO	0h	Reserved
BaseAddress		11:0	R/W	000h	These bits correspond to memory address signals [31:12], respectively.



5.3.11 ASYNCLISTADDR Registers

Register	Address	Bit	R/W/W1C	Default Value	Descriptions
Link Pointer Low	38H	31:5	R/W		These bits correspond to memory address signals [31:5], respectively. This field may only reference a Queue Head (QH),
Reserved.		4:0	RO	0h	Reserved.

${\bf 5.3.12\ CONFIGFLAG\ -\ Configure\ Flag\ Registers}$

Register	Address	Bit	R/W/W1C	Default Value	Descriptions
Reserved.	60H	31:1	RO	0x0h	Reserved
Configure Flag (CF)		0	R/W		This bit controls the default port-routing control logic. 0b: Port routing control logic default-routes each port to an implementation dependent classic host controller. 1b: Port routing control logic default-routes all ports to this host controller.

5.3.13 PORTSC1~4 - Port Status and Control Registers

Register	Address	Bit	R/W/W1C	Default Value	Descriptions
Reserved	64H,	31:23	RO	0x0h	Reserved
Wake on Over-current Enable (WKOC_E)	68H, 6CH, 70H	22	R/W	0b	Writing this bit to a one enables the port to be sensitive to over-current conditions as wake-up events.
Wake on Disconnect Enable (WKDSCNN T E)		21	R/W	0b	Writing this bit to a one enables the port to be sensitive to device disconnects as wake-up events.
Wake on Connect Enable (WKCNNT_ E)	2	20	R/W	0b	Writing this bit to a one enables the port to be sensitive to device connects as wake-up events.
Port Test Control		19:16	R/W	Oh	When this field is zero, the port is NOT operating in a test mode. A non-zero value indicates that it is operating in test mode and the specific test mode is indicated by the specific value. The encoding of the test mode bits are (0110b - 1111b are reserved): Bits Test Mode 0000b Test mode not enabled 0001b Test J_STATE 0010b Test K_STATE 0011b Test SE0_NAK 0100b Test Packet 0101b Test FORCE ENABLE

D .	115.14	D /11/	01	TTT 1:1 00 ::0.1
Port	15:14	R/W	0h	Writing to this bit has no effect if the
Indicator				P INDICATOR bit in the HCSPARAMS
Control.				register is a zero. If P INDICATOR bit is a one,
				then the bit encodings are:
				Bit Value Meaning
				00b: Port indicators are off
				01b: Amber
				10b: Green
				11b: Undefined
Port Owner	13	R/W	0b	This bit unconditionally goes to a zero when the
1 OI t O WIICI	13	IX/ VV	00	
				Configured Flag bit in the CONFIGFLAG
				register makes a 0b to 1b transition. This bit
				unconditionally goes to a one whenever the
				Configured Flag bit is zero. HCD uses this field
				to release ownership of the port to a selected HC.
				HCD writes a one to this bit when the attached
				device is not a high-speed device.
D + D	10	D/W	01.	
Port Power	12	R/W	0b	The function of this bit depends on the value of
(PP)				the Port Power Control (PPC) field in the
				HCSPARAMS register.
Line Status	11:10	RO	00b	These bits reflect the current logical levels of the
				D+ (bit 11) and D-(bit 10) signal lines.
				High-speed device attached:
				00b: Receiver squelched
				10b: J-state
				01b: K-state
				11b: Undefined
				Low/Full-speed device attached
				00b: SE0 or open
				10b: Full-speed device attached
				01b: Low-speed device attached
				11b: Undefined
				This value of this field is undefined if PP bit (Bit
				12) is zero.
Reserved.	9	RO	0b	Reserved
iceserveu.	,	KO	00	Reserved
Port Reset	8	R/W	0b	1: Port is in Reset.
				0: Port is not in Reset.
Suspend	7	R/W	0b	1: Port is in suspend state.
Suspend		IV W	UU	
F F		D /TT /	-	0: Port is not in suspend state.
Force Port	6	R/W		1: Resume detected/driven on port.
Resume				0: No resume (K-state) detected/driven on port.
Over-current	5	R/W1C	0b	This bit gets set to a one when there is a change
Change				to Over-current Active. Software clears this bit
21141150				by writing a one to this bit position.
Over a contract of	1	DO.	Ob	
Over-current	4	RO	0b	1: This port currently has an over-current
Active				condition.
				0: This port does not have an over-current
	•			condition.
Port	3	R/W1C	0b	1: Port enabled/disabled status has changed.
Enable/Disable	3	10 11 10		0:No change.
LHaule/ Disaule		i e		
Change				0.140 change.



Port	2	R/W	0b	Ports can only be enabled by HC as a part of		
Enabled/				thereset and enable. Ports can be disabled by		
Disabled				either afault condition (disconnect event or other		
				faultcondition) or by HCD.		
Connect	1	R/W	0b	Indicates a change has occurred in the port's		
Status				Current Connect Status bit.		
Change						
Current	0	RO	0b	This value reflects the current state of the port.1:		
Connect				Device is present on port.		
Status				0: No device is present.		





CHAPTER 6 FUNCTIONAL DESCRIPTION

6.1 Power Management

GL880 supports the following power management functions.

- Supports different power management states and generation of Power Management Event. GL880 is compliant with PCI Power Management Specification 1.1
- Supports PCI CLKRUNJ signals, as specified in PCI Mobile Design Guide 1.1, for stop of PCI clock dynamically.

6.1.1 Power Management State and Power Management Event support

GL880 supports D0, D1, D2, D3Hot, and D3Cold power states. D0 is normal power state while D1/D2/D3x support power reduction to different extent. In D3Cold state, Vcc can be removed to save power consumption to the most extent. However, Vaux must be supplied to enable transition back to D0 when wakeup event occurred

To enable GL88- to enter D3Cold state, the input pin PIN_EN must be keep low before enter, and after leave D3Cold state. In other states (D0/D1/D2/D3Hot), PIN_EN must be kept high under state. GL880 can assert PMEJ when some given events occur. This is similar to remote wakeup in normal operation. These wakeup events include device connect, device disconnect, remote wakeup, over current, or power state transition. Please note that the Run/Stop bit of UHCI/EHCI must be reset (Stop) before modify the power state to leave D0 state.

6.1.2 PCI CLKRUNJ support

GL880 supports PCI CLKRUNJ signal stopping Pci clock dynamically. This function is controlled by CRUNEN (bit 8 of address 0x50H, UHCI0 PCI configuration space.) Default value of CRUNEN is zero, i.e., stop of PCI clock is not allowed. System software or BIOS should set CRUNEN to one before attempt to stop PCI clock.

Central Resource Controller (CR), normally the chipset, controls the operating frequency of Pci clock. It can stop PCI clock when GL880 doesn't need PCI clock to work. CR must drive CLKRUNJ high for 1 clock before stopping or slowing PCI clock. GL880 will drive CLKRUNJ low for 2 clocks to inform CR that PCI clock is needed for GL880 because of the following reasons


- UHCI0/UHCI1 is not halted (HALT bit in UHCI's USBCMD is not one)
- EHCI is not halted (HALT bit in EHCI's USBCMD is not one)
- There some data needs to be write back to system memory.


Observing CLKRUNJ driven low, CR cannot stop PCI clock. It must follow the same procedure to stopping the clock.





CHAPTER 7 PACKAGE DIMENSION





NOTES:

- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. D1 AND E1 ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.
- DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM & DIMENSION BY MORE THAN 0.08mm. DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD IS 0.07mm.

CONTROLDIMENSIONSAREINMILLIMETERS.

SYMBOL	M	LLIME	ΓER	INCH					
O T IVIDUL	MIN.	NOM	MAX.	MIN.	NOM	MAX.			
Α			3.40	_		0.134			
A1	0.25	_	_	0.010	_	_			
A2	2.50	2.72	2.90	0.098	0.107	0.114			
D	23	20BAS	IC	0.913BASIC					
Е	17	.20BAS	IC	0.677BASIC					
D1	20	.00BAS	IC	0.787BASIC					
E1	14	.00BAS	IC	0.5	0.551BASIC				
D2	18	.50BAS	IC		0.728BASIC				
E2	12	.50BAS	IC	0.4	0.492BASIC				
R1	0.13		0.30	0.005		0.012			
R2	0.13			0.005	l	_			
θ	0		7	0	l	7			
Θ1	0	_	_	0		_			
0 2		15REF		15REF					
θз		15REF		15REF					
С	0.11	0.15	0.23	0.004	0.006	0.009			
L	0.73	0.88	1.03	0.029	0.035	0.041			
L1	1	.60REI	F	0.063REF					
S	0.20		_	0.008					
b	0.17	0.20	0.27	0.007	0.008				
е		50BASI		0.020BASIC					
TOLERANCESOFFORMANDPOSITION									
aaa		0.20		0.008					
bbb		0.20		0.008					
ccc		0.08		0.003					
ddd		0.08		0.003					

Figure 7.1 - GL880 128 Pin PQFP Package