

100-Pin TQFP Commercial Temp Industrial Temp

18Mb Pipelined and Flow Through Synchronous NBT SRAM

300 MHz-200 MHz 1.8 V or 2.5 V V_{DD} 1.8 V or 2.5 V I/O

Features

- User-configurable Pipeline and Flow Through mode
- NBT (No Bus Turn Around) functionality allows zero wait read-write-read bus utilization
- Fully pin-compatible with both pipelined and flow through NtRAMTM, NoBLTM and ZBTTM SRAMs
- IEEE 1149.1 JTAG-compatible Boundary Scan
- 1.8 V or 2.5 V +10%/-10% core power supply
- 1.8 V or 2.5 V I/O supply
- LBO pin for Linear or Interleave Burst mode
- Pin-compatible with 2M, 4M, and 8M devices
- Byte write operation (9-bit Bytes)
- 3 chip enable signals for easy depth expansion
- ZZ pin for automatic power-down
- JEDEC-standard 100-lead TQFP package

		-300	-275	-250	-225	-200	Unit
Pipeline	t _{KQ}	2.2	2.4	2.5	2.7	3.0	ns
3-1-1-1	tCycle	3.3	3.6	4.0	4.4	5.0	ns
1.8 V	Curr (x18)	320	300	275	250	230	mΑ
1.0 V	Curr (x36)	375	345	320	295	265	mΑ
2.5 V	Curr (x18)	320	300	275	250	225	mΑ
Z.J V	Curr (x36)	370	340	315	285	260	mA
Flow	t _{KQ}	5.0	5.25	5.5	6.0	6.5	ns
Through 2-1-1-1	tCycle	5.0	5.25	5.5	6.0	6.5	ns
1.8 V	Curr (x18)	220	215	210	200	190	mΑ
1.0 V	Curr (x36)	265	260	245	235	225	mΑ
2.5 V	Curr (x18)	220	215	210	200	190	mΑ
Z.J V	Curr (x36)	265	260	245	235	225	mΑ

Functional Description

The GS8161Z18/36AT is an 18Mbit Synchronous Static SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other pipelined read/double late write or flow through read/single late write SRAMs, allow utilization of all available bus bandwidth by eliminating the need to insert deselect cycles when the device is switched from read to write cycles.

Because it is a synchronous device, address, data inputs, and read/ write control inputs are captured on the rising edge of the input clock. Burst order control (\overline{LBO}) must be tied to a power rail for proper operation. Asynchronous inputs include the Sleep mode enable, ZZ and Output Enable. Output Enable can be used to override the synchronous control of the output


drivers and turn the RAM's output drivers off at any time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation required by asynchronous SRAMs and simplifies input signal timing.

The GS8161Z18/36AT may be configured by the user to operate in Pipeline or Flow Through mode. Operating as a pipelined synchronous device, in addition to the rising-edge-triggered registers that capture input signals, the device incorporates a rising-edge-triggered output register. For read cycles, pipelined SRAM output data is temporarily stored by the edge triggered output register during the access cycle and then released to the output drivers at the next rising edge of clock.

The GS8161Z18/36AT is implemented with GSI's high performance CMOS technology and is available in a JEDEC-standard 100-pin TQFP package.




GS8161Z18AT Pinout





GS8161Z36AT Pinout








100-Pin TQFP Pin Descriptions

Pin Location	Symbol	Туре	Description
37, 36	A0, A1	ln	Burst Address Inputs; Preload the burst counter
35, 34, 33, 32, 100, 99, 82, 81, 44, 45, 46,47, 48, 49, 50, 83, 84	A2-A18	ln	Address Inputs
80	A 19	ln	Address Input (x18 Version Only)
89	CK	In	Clock Input Signal
93	BA	In	Byte Write signal for data inputs DQA1-DQA9; active low
94	B _B	In	Byte Write signal for data inputs DQ _{B1} –DQ _{B9} ; active low
95	Bc	In	Byte Write signal for data inputs DQc1–DQc9; active low (x36 Version Only)
96	BD	In	Byte Write signal for data inputs DQD1-DQD9; active low (x36 Version Only)
88	W	In	Write Enable; active low
98	E ₁	ln	Chip Enable; active low
97	E2	ln	Chip Enable—Active High. For self decoded depth expansion
92	E ₃	In	Chip Enable—Active Low. For self decoded depth expansion
86	G	In	Output Enable; active low
85	ADV	In	Advance/Load; Burst address counter control pin
87	CKE	In	Clock Input Buffer Enable; active low
58, 59, 62,63, 68, 69, 72, 73, 74	DQA1–DQA9	I/O	Byte A Data Input and Output pins.(x18 Version Only)
8, 9, 12, 13, 18, 19, 22, 23, 24	DQB1-DQB9	I/O	Byte B Data Input and Output pins.(x18 Version Only)
16, 66	NC	_	No Connect
51, 52, 53, 56, 57, 75, 78, 79, 95, 96, 1, 2, 3, 6, 7, 25, 28, 29, 30	NC	_	No Connect (x18 Version Only)
63, 62, 59, 58, 57, 56, 53, 52, 51	DQa1–DQa9	I/O	Byte A Data Input and Output pins (x36 Version Only)
68, 69, 72, 73, 74, 75, 78, 79, 80	DQB1-DQB9	I/O	Byte B Data Input and Output pins (x36 Version Only)
13, 12, 9, 8, 7, 6, 3, 2, 1	DQc1-DQc9	I/O	Byte C Data Input and Output pins (x36 Version Only)
18, 19, 22, 23, 24, 25, 28, 29, 30	DQD1-DQD9	I/O	Byte D Data Input and Output pins (x36 Version Only)






GS8161Z18/36AT-300/275/250/225/200

Pin Location	Symbol	Туре	Description
64	ZZ	In	Power down control; active high
14	FT	In	Pipeline/Flow Through Mode Control; active low
31	LBO	In	Linear Burst Order; active low.
38	TMS		Scan Test Mode Select
39	TDI		Scan Test Data In
42	TDO		Scan Test Data Out
43	TCK		Scan Test Clock
15, 41, 65, 91	V _{DD}	ln	Core power supply
5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	V _{SS}	In	Ground
4, 11, 20, 27, 54, 61, 70, 77	V_{DDQ}	ln	Output driver power supply



GS8161Z18/3A6 NBT SRAM Functional Block Diagram



Rev: 1.01 3/2002 6/37 © 2001, Giga Semiconductor, Inc.



Functional Details

Clocking

Deassertion of the Clock Enable (\overline{CKE}) input blocks the Clock input from reaching the RAM's internal circuits. It may be used to suspend RAM operations. Failure to observe Clock Enable set-up or hold requirements will result in erratic operation.

Pipeline Mode Read and Write Operations

All inputs (with the exception of Output Enable, Linear Burst Order and Sleep) are synchronized to rising clock edges. Single cycle read and write operations must be initiated with the Advance/ $\overline{\text{Load}}$ pin (ADV) held low, in order to load the new address. Device activation is accomplished by asserting all three of the Chip Enable inputs ($\overline{\text{E}}_1$, $\overline{\text{E}}_2$ and $\overline{\text{E}}_3$). Deassertion of any one of the Enable inputs will deactivate the device.

Function	W	Ва	Вв	Bc	BD
Read	Н	Х	Х	Χ	Χ
Write Byte "a"	L	L	Н	Н	Н
Write Byte "b"	L	Н	L	Н	Н
Write Byte "c"	L	Н	Н	L	Н
Write Byte "d"	L	Н	Н	Н	L
Write all Bytes	L	L	L	L	L
Write Abort/NOP	L	Н	Н	Н	Н

Read operation is initiated when the following conditions are satisfied at the rising edge of clock: \overline{CKE} is asserted low, all three chip enables (\overline{E}_1 , E_2 , and \overline{E}_3) are active, the write enable input signals \overline{W} is deasserted high, and ADV is asserted low. The address presented to the address inputs is latched in to address register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the next rising edge of clock the read data is allowed to propagate through the output register and onto the output pins.

Write operation occurs when the RAM is selected, CKE is active and the write input is sampled low at the rising edge of clock. The Byte Write Enable inputs $(\overline{B}A, \overline{B}B, \overline{B}C \& \overline{B}D)$ determine which bytes will be written. All or none may be activated. A write cycle with no Byte Write inputs active is a no-op cycle. The pipelined NBT SRAM provides double late write functionality, matching the write command versus data pipeline length (2 cycles) to the read command versus data pipeline length (2 cycles). At the first rising edge of clock, Enable, Write, Byte Write(s), and Address are registered. The Data In associated with that address is required at the third rising edge of clock.

Flow Through Mode Read and Write Operations

Operation of the RAM in Flow Through mode is very similar to operations in Pipeline mode. Activation of a read cycle and the use of the Burst Address Counter is identical. In Flow Through mode the device may begin driving out new data immediately after new address are clocked into the RAM, rather than holding new data until the following (second) clock edge. Therefore, in Flow Through mode the read pipeline is one cycle shorter than in Pipeline mode.

Write operations are initiated in the same way, but differ in that the write pipeline is one cycle shorter as well, preserving the ability to turn the bus from reads to writes without inserting any dead cycles. While the pipelined NBT RAMs implement a double late write protocol, in Flow Through mode a single late write protocol mode is observed. Therefore, in Flow Through mode, address and control are registered on the first rising edge of clock and data in is required at the data input pins at the second rising edge of clock.

Rev: 1.01 3/2002 7/37 © 2001, Giga Semiconductor, Inc.




Synchronous Truth Table


Operation	Туре	Address	E ₁	E2	E ₃	ZZ	ADV	W	Вх	G	CKE	СК	DQ	Notes
Deselect Cycle, Power Down	D	None	Н	Х	Х	L	L	Χ	Х	Χ	L	L-H	High-Z	
Deselect Cycle, Power Down	D	None	Χ	Χ	Н	L	L	Χ	Х	Χ	L	L-H	High-Z	
Deselect Cycle, Power Down	D	None	Χ	L	Х	L	L	Χ	Х	Χ	L	L-H	High-Z	
Deselect Cycle, Continue	D	None	Χ	Х	Х	L	Н	Χ	Х	Χ	L	L-H	High-Z	1
Read Cycle, Begin Burst	R	External	L	Н	L	L	L	Н	Х	L	L	L-H	Q	
Read Cycle, Continue Burst	В	Next	Х	Х	Х	L	Н	Χ	Х	L	L	L-H	Q	1,10
NOP/Read, Begin Burst	R	External	L	Н	L	L	L	Н	Х	Н	L	L-H	High-Z	2
Dummy Read, Continue Burst	В	Next	Χ	Χ	Х	L	Н	Χ	Х	Н	L	L-H	High-Z	1,2,10
Write Cycle, Begin Burst	W	External	L	Н	L	L	L	L	L	Χ	L	L-H	D	3
Write Cycle, Continue Burst	В	Next	Χ	Х	Х	L	Н	Χ	L	Χ	L	L-H	D	1,3,10
NOP/Write Abort, Begin Burst	W	None	L	Н	L	L	L	L	Н	Χ	L	L-H	High-Z	2,3
Write Abort, Continue Burst	В	Next	Χ	Χ	Χ	L	Н	Χ	Н	Χ	L	L-H	High-Z	1,2,3,10
Clock Edge Ignore, Stall		Current	Χ	Х	Х	L	Х	Χ	Х	Χ	Н	L-H	-	4
Sleep Mode		None	Χ	Х	Х	Н	Χ	Χ	Χ	Χ	Χ	Χ	High-Z	

- 1. Continue Burst cycles, whether read or write, use the same control inputs. A Deselect continue cycle can only be entered into if a Deselect cycle is executed first.
- 2. Dummy Read and Write abort can be considered NOP's because the SRAM performs no operation. A Write abort occurs when the W pin is sampled low but no Byte Write pins are active so no Write operation is performed.
- 3. G can be wired low to minimize the number of control signals provided to the SRAM. Output drivers will automatically turn off during Write cycles.
- 4. If CKE High occurs during a pipelined Read cycle, the DQ bus will remain active (Low Z). If CKE High occurs during a Write cycle, the bus will remain in High Z.
- 5. X = Don't Care; H = Logic High; L = Logic Low; \overline{Bx} = High = All Byte Write signals are high; \overline{Bx} = Low = One or more Byte/Write signals are low
- 6. All inputs, except \overline{G} and ZZ must meet setup and hold times of rising clock edge.
- 7. Wait states can be inserted by setting CKE high.
- 8. This device contains circuitry that ensures all outputs are in High Z during power-up.
- 9. A 2-bit burst counter is incorporated.
- 10. The address counter is incriminated for all Burst continue cycles.



Pipelined and Flow Through Read Write Control State Diagram







Current State and Next State Definition for Pipelined and Flow Through Read/Write Control State Diagram

Next State




Pipeline Mode Data I/O State Diagram





Notes:

- 1. The Hold command (CKE Low) is not shown because it prevents any state change.
- 2. W, R, B, and D represent input command codes as indicated in the Truth Tables.





Current State and Next State Definition for Pipeline Mode Data I/O State Diagram

Rev: 1.01 3/2002 10/37 © 2001, Giga Semiconductor, Inc.




Flow Through Mode Data I/O State Diagram





- 1. The Hold command (CKE Low) is not shown because it prevents any state change.
- 2. W, R, B, and D represent input command codes as indicated in the Truth Tables.



Current State and Next State Definition for: Pipeline and Flow through Read Write Control State Diagram



Burst Cycles

Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from read to write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into Load mode.

Burst Order

The burst address counter wraps around to its initial state after four addresses (the loaded address and three more) have been accessed. The burst sequence is determined by the state of the Linear Burst Order pin (\overline{LBO}). When this pin is low, a linear burst sequence is selected. When the RAM is installed with the LBO pin tied high, Interleaved burst sequence is selected. See the tables below for details.

Mode Pin Functions

Mode Name	Pin Name	State	Function
Burst Order Control	Order Control LBO		Linear Burst
Durst Order Control	LBO	Н	Interleaved Burst
Dawar Dawa Cantral	77	L or NC	Active
Power Down Control	ZZ	Н	Standby, I _{DD} = I _{SB}

Note:

There are pull-up devices on the \overline{FT} pin and a pull-down device on the ZZ pin, so those input pins can be unconnected and the chip will operate in the default states as specified in the above tables.

Burst Counter Sequences Linear Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	10	11	00
3rd address	10	11	00	01
4th address	11	00	01	10

Note: The burst counter wraps to initial state on the 5th clock.

Interleaved Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

Note: The burst counter wraps to initial state on the 5th clock.

BPR 1999.05.18




Sleep Mode

During normal operation, ZZ must be pulled low, either by the user or by it's internal pull down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after ZZ recovery time.

Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to $I_{SB}2$. The duration of Sleep mode is dictated by the length of time the ZZ is in a high state. After entering Sleep mode, all inputs except ZZ become disabled and all outputs go to High-Z The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode. When the ZZ pin is driven high, $I_{SB}2$ is guaranteed after the time tZZI is met. Because ZZ is an asynchronous input, pending operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated until valid pending operations are completed. Similarly, when exiting Sleep mode during tZZR, only a Deselect or Read commands may be applied while the SRAM is recovering from Sleep mode.

Sleep Mode Timing Diagram



Designing for Compatibility

The GSI NBT SRAMs offer users a configurable selection between Flow Through mode and Pipelinemode via the \overline{FT} signal found on Pin 14. Not all vendors offer this option, however most mark Pin 14 as V_{DD} or V_{DDQ} on pipelined parts and V_{SS} on flow through parts. GSI NBT SRAMs are fully compatible with these sockets.



Absolute Maximum Ratings

(All voltages reference to V_{SS})

Symbol	Description	Value	Unit
V _{DD}	Voltage on V _{DD} Pins	-0.5 to 3.6	V
V_{DDQ}	Voltage in V _{DDQ} Pins	-0.5 to 3.6	V
V _{CK}	Voltage on Clock Input Pin	-0.5 to 3.6	V
V _{I/O}	Voltage on I/O Pins	$-0.5 \text{ to V}_{DDQ} + 0.5 \ (\leq 3.6 \text{ V max.})$	V
V _{IN}	Voltage on Other Input Pins	$-0.5 \text{ to V}_{DD} + 0.5 \ (\leq 3.6 \text{ V max.})$	V
I _{IN}	Input Current on Any Pin	+/-20	mA
I _{OUT}	Output Current on Any I/O Pin	+/-20	mA
P _D	Package Power Dissipation	1.5	W
T _{STG}	Storage Temperature	-55 to 125	°C
T _{BIAS}	Temperature Under Bias	-55 to 125	°C

Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.



Power Supply Voltage Ranges

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
2.5 V Supply Voltage	V _{DD2}	2.3	2.5	2.7	V	
1.8 V Supply Voltage	V _{DD1}	1.6	1.8	2.0	V	
2.5 V V _{DDQ} I/O Supply Voltage	V _{DDQ2}	2.3	2.5	2.7	V	
1.8 V V _{DDQ} I/O Supply Voltage	V _{DDQ1}	1.6	1.8	2.0	V	

Notes:

- 1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- 2. Input Under/overshoot voltage must be -2 V > Vi < V_{DDn}+2 V not to exceed 3.6 V maximum, with a pulse width not to exceed 20% tKC.

V_{DDQ2} Range Logic Levels

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
V _{DD} Input High Voltage	V _{IH}	0.6*V _{DD}	_	V _{DD} + 0.3	V	1
V _{DD} Input Low Voltage	V _{IL}	-0.3	_	0.3*V _{DD}	V	1
V _{DDQ} I/O Input High Voltage	V _{IHQ}	0.6*V _{DD}	_	V _{DDQ} + 0.3	V	1,3
V _{DDQ} I/O Input Low Voltage	V_{ILQ}	-0.3	_	0.3*V _{DD}	V	1,3

Notes:

- 1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- 2. Input Under/overshoot voltage must be -2 V > Vi < V_{DDn}+2 V not to exceed 3.6 V maximum, with a pulse width not to exceed 20% tKC.
- 3. V_{IHQ} (max) is voltage on V_{DDQ} pins plus 0.3 V.

V_{DDQ1} Range Logic Levels

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
V _{DD} Input High Voltage	V _{IH}	0.6*V _{DD}	_	V _{DD} + 0.3	V	1
V _{DD} Input Low Voltage	V _{IL}	-0.3	_	0.3*V _{DD}	V	1
V _{DDQ} I/O Input High Voltage	V_{IHQ}	0.6*V _{DD}	_	V _{DDQ} + 0.3	V	1,3
V _{DDQ} I/O Input Low Voltage	V _{ILQ}	-0.3	_	0.3*V _{DD}	V	1,3

Notes:

- 1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- 2. Input Under/overshoot voltage must be $-2 \text{ V} > \text{Vi} < \text{V}_{DDn} + 2 \text{ V}$ not to exceed 3.6 V maximum, with a pulse width not to exceed 20% tKC.
- 3. V_{IHQ} (max) is voltage on V_{DDQ} pins plus 0.3 V.

Rev: 1.01 3/2002 15/37 © 2001, Giga Semiconductor, Inc.




Recommended Operating Temperatures

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Ambient Temperature (Commercial Range Versions)	T _A	0	25	70	°C	2
Ambient Temperature (Industrial Range Versions)	T _A	–40	25	85	°C	2


Note:

- The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are
 evaluated for worst case in the temperature range marked on the device.
- 2. Input Under/overshoot voltage must be -2 V > Vi < V_{DDn}+2 V not to exceed 3.6 V maximum, with a pulse width not to exceed 20% tKC.

Undershoot Measurement and Timing



Overshoot Measurement and Timing



Capacitance

$$(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = 2.5 \text{ V})$$

Parameter	Symbol	Test conditions	Тур.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} = 0 V	4	5	pF
Input/Output Capacitance	C _{I/O}	V _{OUT} = 0 V	6	7	pF

Note: These parameters are sample tested.

Package Thermal Characteristics

Rating	Layer Board	Symbol	Max	Unit	Notes
Junction to Ambient (at 200 lfm)	single	$R_{\Theta JA}$	40	°C/W	1,2
Junction to Ambient (at 200 lfm)	four	$R_{\Theta JA}$	24	°C/W	1,2
Junction to Case (TOP)	_	$R_{\Theta JC}$	9	°C/W	3

- 1. Junction temperature is a function of SRAM power dissipation, package thermal resistance, mounting board temperature, ambient. Temperature air flow, board density, and PCB thermal resistance.
- 2. SCMI G-38-87
- 3. Average thermal resistance between die and top surface, MIL SPEC-883, Method 1012.1




AC Test Conditions

Parameter	Conditions
Input high level	V _{DD} – 0.2 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	V _{DD} /2
Output reference level	V _{DDQ} /2
Output load	Fig. 1

Notes:

- 1. Include scope and jig capacitance.
- Test conditions as specified with output loading as shown in Fig. 1 unless otherwise noted.
- 3. Device is deselected as defined by the Truth Table.



* Distributed Test Jig Capacitance

DC Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Max
Input Leakage Current (except mode pins)	I _{IL}	V _{IN} = 0 to V _{DD}	–1 uA	1 uA
ZZ Input Current	I _{IN1}	$V_{DD} \ge V_{IN} \ge V_{IH}$ $0 \ V \le V_{IN} \le V_{IH}$	–1 uA –1 uA	1 uA 100 uA
FTInput Current	I _{IN2}	$V_{DD} \ge V_{IN} \ge V_{IL}$ $0 \ V \le V_{IN} \le V_{IL}$	–100 uA –1 uA	1 uA 1 uA
Output Leakage Current	I _{OL}	Output Disable, V _{OUT} = 0 to V _{DD}	–1 uA	1 uA
Output High Voltage	V _{OH2}	$I_{OH} = -8 \text{ mA}, V_{DDQ} = 2.3 \text{ V}$	V _{DDQ} – 0.4 V	_
Output High Voltage	V _{OH1}	$I_{OH} = -4 \text{ mA}, V_{DDQ} = 1.6 \text{ V}$	V _{DDQ} – 0.4 V	_
Output Low Voltage	V _{OL2}	I _{OL} = 8 mA, V _{DD} = 2.3 V	_	0.4 V
Output Low Voltage	V _{OL1}	I _{OL} = 4 mA, V _{DD} = 1.6 V	_	0.4 V



-225 -200	040		to to to	to to to to 70°C 85°C	to to to to 70°C 85°C 70°C 85°C 265 275 240 250 30 30 25 25	to to to to 70°C 85°C 70°C 85°C 265 275 240 250 30 30 25 25 175 185 165 175 30 30 25 25	to to to to 70°C 85°C 70°C 85°C 265 275 240 250 30 30 25 25 175 185 165 175 30 30 25 25 30 30 25 25 15 15 15 15	to to to to 70°C 85°C 70°C 85°C 265 275 240 250 30 30 25 25 30 30 25 25 30 30 25 25 15 15 15 15 15 15 15 16 10 10 10 10	to to to to 70°C 85°C 70°C 85°C 265 275 240 250 30 30 25 25 30 30 25 25 30 30 25 25 15 15 15 15 15 15 15 16 10 10 10 10 265 275 240 250 20 20 20 20	to to to to 70°C 85°C 70°C 85°C 265 275 240 250 30 30 25 25 30 30 25 25 30 30 25 25 15 15 15 15 15 15 16 10 10 10 10 10 265 275 240 250 20 20 20 20 20 20 20 20 30 30 25 25	to to to to 70°C 85°C 70°C 85°C 265 275 240 250 30 30 25 25 175 185 165 175 30 30 25 25 15 15 15 15 15 15 15 16 10 10 10 10 20 20 20 20 20 20 20 20 20 20 20 25 30 30 25 25 30 30 25 25 235 245 215 25 235 245 215 25 15 15 10 10	to to to to to 70°C 85°C 70°C 85°C 265 275 240 250 30 30 25 25 175 185 165 175 30 30 25 25 15 15 15 15 15 15 15 16 10 10 10 10 20 20 20 20 20 20 20 25 30 30 25 25 30 30 25 25 15 16 10 10 15 15 10 10 15 15 10 10 165 160 10 10	to to to to 70°C 85°C 70°C 85°C 265 275 240 250 30 30 25 25 30 30 25 25 175 185 165 175 15 15 15 16 10 10 10 10 265 275 240 250 20 20 20 20 20 20 20 20 30 30 25 25 30 30 25 25 30 30 25 25 15 16 10 10 15 15 10 10 15 15 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10<	to to to to to 265 275 240 250 30 30 25 25 30 30 25 25 175 185 165 175 15 15 15 15 10 10 10 10 20 275 240 250 20 20 20 20 20 20 20 20 20 20 20 20 30 30 25 25 15 16 10 10 15 16 10 10 15 15 16 10 15 15 10 10 16 10 10 10 10 10 10 10 25 45 45 35 45 45	to to to to to 70°C 85°C 70°C 85°C 265 275 240 250 30 30 25 25 175 185 165 175 30 30 25 25 15 15 15 15 16 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 15 16 15 15 10 10 10 10 10 10 10 10 35 45 35 45 80 85 75 80
•	-40 0	to	85°C 70°C		275 240 30 25	275 240 30 25 185 165 30 25	275 240 30 25 185 165 30 25 245 215 15 15	275 240 30 25 185 165 30 25 245 215 15 15 165 150	275 240 30 25 185 165 30 25 245 215 15 15 10 10 275 240 20 20	275 240 30 25 185 165 30 25 245 215 15 15 10 10 275 240 20 20 185 165 30 25	275 240 30 25 185 165 30 25 245 215 16 10 10 10 275 240 20 20 20 20 185 165 30 25 30 25 165 17 185 165 185 165 185 165 185 165 185 165 185 165	275 240 30 25 30 25 30 25 30 25 15 15 10 10 275 240 20 20 20 20 275 240 20 20 275 240 165 165 165 106 165 100 165 110	275 240 30 25 185 165 30 25 30 25 15 15 10 10 275 240 20 20 20 20 185 165 30 25 30 25 165 150 165 150 165 150 175 240 20 20 416 10 410 10	275 240 30 25 185 165 30 25 30 25 15 15 10 10 10 275 240 20 20 275 240 20 20 275 240 20 20 185 165 30 25 15 10 16 10 16 15 45 35	275 240 30 25 30 25 30 25 30 25 165 150 10 10 275 240 20 20 275 240 20 20 185 165 30 25 30 25 10 10 145 35 45 35 85 75
40 to 85°C	to 85°C	82°C		275 30		185	185 30 245 15	185 30 245 15 165	185 30 245 15 165 10 275 20	185 30 30 245 16 10 10 20 20 30	185 30 30 245 16 10 10 275 20 30 30 30 15	185 30 30 165 165 175 275 275 275 275 275 175 176 176 176 176 176 176 176 176 176 176	185 30 30 10 10 10 10 10 10 10 10 10 10 10 10 10	185 30 30 15 165 10 275 20 275 20 245 165 165 175 45 45	185 30 30 10 10 10 10 10 10 10 10 10 10 10 10 10
to to 85°C 275 30	to 85°C 275 30	85°C 275 30	275 30		185		245 15	245 15 165 10	245 15 165 10 275 20	245 15 165 10 275 20 20 30	245 165 165 10 275 20 20 30 30 245 15	245 165 10 10 275 20 20 30 30 145 15 10	245 165 10 10 10 275 20 20 20 30 30 165 165 175 45 45 45	245 165 10 10 10 275 20 20 30 30 165 175 45 45	245 165 10 10 10 20 20 245 30 165 165 175 185 85
0 to C	to 70°C 265 30 175 30 30	70°C 265 30 175 30	265 30 175 30	175 30		235		155 10	155 10 265 20	155 10 265 20 175 30	155 10 265 20 20 30 30 235 15	155 10 20 20 20 175 30 155 10	155 10 10 265 20 20 30 30 175 175 175 10 10 10 35	155 10 10 175 20 20 20 30 30 15 15 10 10 35 35	155 10 10 20 20 23 30 30 15 15 16 10 80 80
40 to to 600 600 600 270 270 15	85°C 600 600 60 60 270 270	85°C 600 60 60 30 270 15	600 60 195 30 270	195 30 270 15	270	2	175		300	300 25 195 30	300 25 25 30 30 270 15	300 25 25 30 30 270 15 10	300 25 25 30 30 270 15 10 45	300 25 25 30 30 175 175 45 45	300 25 25 30 30 195 30 175 175 45 45
	+ + +	+ + +						325 290							
							170 180 10 10	315 325 25 25							+ + + + + + +
40 to to 355 335 30 305 305 305 305 305 305 305							185	355							+ + + + + + +
to to to 345 3 305 305 305 305 305 305 305 305 305						<u>. </u>	175	345 (25	_	195					
Symbol DD DDQ	adl boad	lpp pad	lpp PpQ		aal Daal	aa _l Daa	lpp PpQ	ad	PDQ	000 ad a	oadl adl adl oadl	oad ad a	boad ad ad ad a selection and ad a selection and a selection a	20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	001 001 001 001 88 88 001
Mode	9			Pipeline	Flow Through	Pipeline	Flow Through		Pipeline	Pipeline Flow Through	Pipeline Flow Through Pipeline	Pipeline Flow Pipeline Flow Through	Pipeline Flow Through Flow Through Pipeline	Pipeline Flow Through Pipeline Flow Through Pipeline Flow Through	Pipeline Flow Through Pipeline Flow Through Pipeline Flow Through
~	=			(96%)	(acx)	(0,7)	(o1x)		(367)	(x36) -	(x36) -	(x36)	(x36) (x18)	(x36)	(x36) - (x18)
Test Conditions					Device Selected; All other inputs	≥V _{IH} or ≤ V _{IL} Output open				Device Selected; All other inputs	Device Selected; All other inputs ≥V _{IL} or ≤ V _{IL} Output open	Device Selected; All other inputs ≥V _{IH} or ≤ V _{IL} Output open	Device Selected; All other inputs ≥V _{IH} or ≤ V _{IL} Output open	Device Selected; All other inputs $\ge V_{IH}$ or $\le V_{IL}$ Output open $ZZ \ge V_{DD} - 0.2 \text{ V}$	Device Selected; All other inputs $\ge V_{IH}$ or $\le V_{IL}$ Output open $ZZ \ge V_{DD} - 0.2 \text{ V}$ Device Deselected;
	Darameter	alalletei			Operating Current	2.5 V				Operating Current	Operating Current	Operating Current 1.8 V	Operating Current 1.8 V	Operating Current 1.8 V Standby Current	Operating Current Standby Current

1. IDD and IDDQ apply to any combination of VDD3, VDD2, VDDQ3, and VDDQ2 operation.

2. All parameters listed are worst case scenario.

Notes 2. A

Operating Currents




AC Electrical Characteristics

	Parameter	Symbol	-30	00	-27	7 5	-25	50	-22	25	-20	00	Unit
	r ai ailletei	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Offic
	Clock Cycle Time	tKC	3.3	_	3.7	_	4.0	_	4.4	_	5.0	_	ns
	Clock to Output Valid	tKQ	_	2.2	_	2.4	_	2.5	_	2.7	_	3.0	ns
Dinalina	Clock to Output Invalid	tKQX	1.5	_	1.5	_	1.5		1.5		1.5	_	ns
Pipeline	Clock to Output in Low-Z	tLZ ¹	1.5	_	1.5	_	1.5		1.5		1.5	_	ns
	Setup time	tS	1.1	_	1.1	_	1.2	_	1.3	_	1.4	_	ns
	Hold time	tH	0.1	_	0.1	_	0.2	_	0.3	_	0.4	_	ns
	Clock Cycle Time	tKC	5.0	_	5.25	_	5.5	_	6.0	_	6.5	_	ns
	Clock to Output Valid	tKQ	_	5.0	_	5.25	_	5.5		6.0	_	6.5	ns
Flow	Clock to Output Invalid	tKQX	3.0	_	3.0	_	3.0		3.0		3.0	_	ns
Through	Clock to Output in Low-Z	tLZ ¹	3.0		3.0	_	3.0		3.0		3.0	_	ns
	Setup time	tS	1.4	_	1.4	_	1.5	_	1.5	_	1.5	_	ns
	Hold time	tH	0.4	_	0.4	_	0.5	_	0.5	_	0.5	_	ns
	Clock HIGH Time	tKH	1.3	_	1.3	_	1.3		1.3		1.3	_	ns
	Clock LOW Time	tKL	1.5		1.5	_	1.5		1.5		1.5	_	ns
	Clock to Output in High-Z	tHZ ¹	1.5	2.3	1.5	2.3	1.5	2.3	1.5	2.5	1.5	3.0	ns
	G to Output Valid	tOE	_	2.3	_	2.3	_	2.3	_	2.5	_	3.0	ns
	G to output in Low-Z	tOLZ ¹	0	_	0	_	0	_	0	_	0	_	ns
	G to output in High-Z	tOHZ ¹	_	2.3	_	2.3	_	2.3	_	2.5	_	3.0	ns
	ZZ setup time	tZZS ²	5	_	5	_	5	_	5	_	5	_	ns
	ZZ hold time	tZZH ²	1		1	_	1	_	1	_	1	_	ns
	ZZ recovery	tZZR	20	_	20	_	20	_	20	_	20	_	ns

- 1. These parameters are sampled and are not 100% tested.
- 2. ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.




Pipeline Mode Read/Write Cycle Timing



*Note: \overline{E} = High (False) if \overline{E}_1 = 1 or E_2 = 0 or \overline{E}_3 = 1




Pipeline Mode No-Op, Stall and Deselect Timing



*Note: \overline{E} = High (False) if \overline{E}_1 = 1 or E_2 = 0 or \overline{E}_3 = 1



Flow Through Mode Read/Write Cycle Timing




*Note: \overline{E} = High (False) if \overline{E}_1 = 1 or E_2 = 0 or \overline{E}_3 = 1

Rev: 1.01 3/2002 22/37 © 2001, Giga Semiconductor, Inc.



Flow Through Mode No-Op, Stall and Deselect Timing



*Note: \overline{E} = High (False) if \overline{E}_1 = 1 or E_2 = 0 or \overline{E}_3 = 1



JTAG Port Operation

Overview

The JTAG Port on this RAM operates in a manner that is compliant with IEEE Standard 1149.1-1990, a serial boundary scan interface standard (commonly referred to as JTAG). The JTAG Port input interface levels scale with V_{DD} . The JTAG output drivers are powered by V_{DDO} .

Disabling the JTAG Port

It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless clocked. TCK, TDI, and TMS are designed with internal pull-up circuits. To assure normal operation of the RAM with the JTAG Port unused, TCK, TDI, and TMS may be left floating or tied to either V_{DD} or V_{SS} . TDO should be left unconnected.

JTAG Pin Descriptions

Pin	Pin Name	I/O	Description
TCK	Test Clock	ln	Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	Test Mode Select	ln	The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. An undriven TMS input will produce the same result as a logic one input level.
TDI	Test Data In	ln	The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP Controller state machine and the instruction that is currently loaded in the TAP Instruction Register (refer to the TAP Controller State Diagram). An undriven TDI pin will produce the same result as a logic one input level.
TDO	Test Data Out	Out	Output that is active depending on the state of the TAP state machine. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.

Note:

This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is held high for five rising edges of TCK. The TAP Controller is also reset automaticly at power-up.

JTAG Port Registers

Overview

The various JTAG registers, refered to as Test Access Port orTAP Registers, are selected (one at a time) via the sequences of 1s and 0s applied to TMS as TCK is strobed. Each of the TAP Registers is a serial shift register that captures serial input data on the rising edge of TCK and pushes serial data out on the next falling edge of TCK. When a register is selected, it is placed between the TDI and TDO pins.

Instruction Register

The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle, or the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the controller is placed in Test-Logic-Reset state.

Bypass Register

The Bypass Register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAM's JTAG Port to another device in the scan chain with as little delay as possible.


Rev: 1.01 3/2002 24/37 © 2001, Giga Semiconductor, Inc.



Boundary Scan Register

The Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM's input or I/O pins. The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port's TDO pin. The Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. SAMPLE-Z, SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register.

JTAG TAP Block Diagram



Identification (ID) Register

The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.

ID Register Contents

		Revi	ie sion de						!	Not !	Used	i					Co		O urati	on				ED	EC	hne Ve Cod	nde					Presence Register
Bit #	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
x36	Х	Χ	Χ	Χ	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	1	0	1	1	0	0	1	1
x18	Х	Х	Χ	Χ	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	1	1	0	1	1	0	0	1	1

Rev: 1.01 3/2002 25/37 © 2001, Giga Semiconductor, Inc.




Tap Controller Instruction Set

Overview

There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific (Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load address, data or control signals into the RAM or to preload the I/O buffers.

When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this device is listed in the following table.

JTAG Tap Controller State Diagram



Instruction Descriptions

BYPASS

When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.



SAMPLE/PRELOAD

SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and are loaded with the default state identified in the Boundary Scan Chain table at the end of this section of the datasheet. Because the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins.

EXTEST

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with all logic 0s. The EXTEST command does not block or override the RAM's input pins; therefore, the RAM's internal state is still determined by its input pins.

Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command. Then the EXTEST command is used to output the Boundary Scan Register's contents, in parallel, on the RAM's data output drivers on the falling edge of TCK when the controller is in the Update-IR state.

Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruction is selected, the sate of all the RAM's input and I/O pins, as well as the default values at Scan Register locations not associated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR state, the RAM's output pins drive out the value of the Boundary Scan Register location with which each output pin is associated.

IDCODE

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.

SAMPLE-Z

If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.

RFU

These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.



JTAG TAP Instruction Set Summary

Instruction	Code	Description	Notes
EXTEST	000	Places the Boundary Scan Register between TDI and TDO.	1
IDCODE	001	Preloads ID Register and places it between TDI and TDO.	1, 2
SAMPLE-Z	010	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. Forces all RAM output drivers to High-Z.	1
RFU	011	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
SAMPLE/ PRELOAD	100	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.	1
GSI	101	GSI private instruction.	1
RFU	110	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
BYPASS	111	Places Bypass Register between TDI and TDO.	1

- 1. Instruction codes expressed in binary, MSB on left, LSB on right.
- 2. Default instruction automatically loaded at power-up and in test-logic-reset state.



JTAG Port Recommended Operating Conditions and DC Characteristics

Parameter	Symbol	Min.	Max.	Unit	Notes
3.3 V Test Port Input High Voltage	V _{IHJ3}	2.0	V _{DD3} +0.3	V	1
3.3 V Test Port Input Low Voltage	V _{ILJ3}	-0.3	0.8	V	1
2.5 V Test Port Input High Voltage	V _{IHJ2}	0.6 * V _{DD2}	V _{DD2} +0.3	V	1
2.5 V Test Port Input Low Voltage	V _{ILJ2}	-0.3	0.3 * V _{DD2}	V	1
TMS, TCK and TDI Input Leakage Current	I _{INHJ}	-300	1	uA	2
TMS, TCK and TDI Input Leakage Current	I _{INLJ}	– 1	100	uA	3
TDO Output Leakage Current	I _{OLJ}	– 1	1	uA	4
Test Port Output High Voltage	V _{OHJ}	1.7	_	V	5, 6
Test Port Output Low Voltage	V _{OLJ}	_	0.4	V	5, 7
Test Port Output CMOS High	V _{OHJC}	V _{DDQ} – 100 mV	_	V	5, 8
Test Port Output CMOS Low	V _{OLJC}	_	100 mV	V	5, 9


Notes

- 1. Input Under/overshoot voltage must be -2 V > Vi < V_{DDn} +2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tTKC.
- 2. $V_{ILJ} \le V_{IN} \le V_{DDn}$
- 3. $0 \text{ V} \leq \text{V}_{IN} \leq \text{V}_{ILJn}$
- 4. Output Disable, $V_{OUT} = 0$ to V_{DDn}
- 5. The TDO output driver is served by the $V_{\mbox{\scriptsize DDQ}}$ supply.
- 6. $I_{OHJ} = -4 \text{ mA}$
- 7. $I_{OLJ} = +4 \text{ mA}$
- 8. $I_{OHJC} = -100 \text{ uA}$
- 9. $I_{OHJC} = +100 \text{ uA}$

JTAG Port AC Test Conditions

Parameter	Conditions
Input high level	2.3 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	1.25 V
Output reference level	1.25 V


- 1. Include scope and jig capacitance.
- 2. Test conditions as as shown unless otherwise noted.



* Distributed Test Jig Capacitance



JTAG Port Timing Diagram



JTAG Port AC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
TCK Cycle Time	tTKC	50		ns
TCK Low to TDO Valid	tTKQ	_	20	ns
TCK High Pulse Width	tTKH	20	_	ns
TCK Low Pulse Width	tTKL	20	_	ns
TDI & TMS Set Up Time	tTS	10	_	ns
TDI & TMS Hold Time	tTH	10	_	ns



Order	w26	x18	Р	in
Order	x36	XIO	x36	x18
1	PH	= 0	n,	/a
2	>	(n,	/a
3	>	(n.	/a
4	А	10	4	4
5	А	11	4	5
6	А	12	4	6
7	А	13	4	7
8	А	14	4	8
9	А	15	4	9
10	A	16	5	0
11	QA9	NC = 1	51	n/a
12	Da9	PH = 0	51	n/a
13	NC	= 1	n/a	
14	PH	= 0	n/a	
15	QA8	NC = 1	52	n/a
16	Da8	PH = 0	52	n/a
17	PH = 0	NC = 1	n	/a
18	PH	= 0	n/a	
19	Q _A 7	NC = 1	53	n/a
20	Da7	PH = 0	53	n/a
21	NC	= 1	n	/a
22	PH	= 0	n	/a
23	QA6	NC = 1	56	n/a
24	DA6	PH = 0	56	n/a
25	NC = 1		n,	/a
26	PH	PH = 0		/a
27	Q _{A5}	NC = 1	57	n/a
28	D _{A5}	PH = 0	57	n/a
29	NC	= 1	n,	/a

GS8161Z18/36A Boundary Scan Chain Order

Order	x36	x18	Р	in
Order	X30	X10	x36	x18
30	PH	= 0	n,	/a
31	Q _A 4	Q _A 1	5	8
32	D _A 4	D _A 1	5	8
33	NC	= 1	n,	/a
34	PH	= 0	n,	/a
35	Q _A 3	Q _{A2}	5	9
36	Dаз	D _A 2	5	9
37	NC	= 1	n,	/a
38	PH	= 0	n,	/a
39	Q _{A2}	Qаз	6	2
40	D _{A2}	Dаз	6	2
41	NC	= 1	n,	/a
42	PH	= 0	n,	/a
43	Q _A 1	Q _A 4	6	3
44	D _A 1	D _A 4	6	3
45	NC = 1		n/a	
46	PH = 0		n/a	
47	Z	Z	6	4
48	PH	= 0	n,	/a
49	NC	= 1	n,	/a
50	Q _{B1}	Q _{A5}	6	8
51	D _{B1}	D _A 5	6	8
52	NC	= 1	n,	/a
53	PH = 0 n/a		/a	
54	Q _{B2}	Qa6	6	9
55	D _{B2}	Da6	6	9
56	NC	= 1	n,	/a
57	PH	= 0	n,	/a
58	Q _B 3	Q _A 7	7	2
59	Dвз	Da7	7	2

Rev: 1.01 3/2002 31/37

© 2001, Giga Semiconductor, Inc.



Order	w26	x18	P	in
Order	x36	X10	x36	x18
60	NC	= 1	n/a	
61	PH	= 0	n/	′a
62	QB4	QA8	7	3
63	D _B 4	Da8	7	3
64	NC	= 1	n/	′a
65	PH	= 0	n/	′a
66	Q _{B5}	Q _A 9	7	4
67	D _{B5}	Da9	7	4
68	NC	= 1	n/	′a
69	PH	= 0	n/	'a
70	Q _{B6}	NC = 1	75	n/a
71	D _{B6}	PH = 0	75	n/a
72	NC = 1		n/a	
73	PH	= 0	n/a	
74	Q _{B7}	NC = 1	78	n/a
75	D в7	PH = 0	78	n/a
76	NC	= 1	n/a	
77	PH	= 0	n/a	
78	Q _{B8}	NC = 1	79	n/a
79	D _{B8}	PH = 0	79	n/a
80	NC	= 1	n/	′a
81	PH	= 0	n/a	
82	Q _{B9}	NC = 1	80	n/a
83	D в9	PH = 0	80	n/a
84	NC = 1		n/	'a
85	PH = 0		n/	′a
86	NC = 1	A 19	n/a	80
87	ļ	√ 9	8	1
88	P	\ 8	82	
89	А	17	8	3

GS8161Z18/36A Boundary Scan Chain Order

Ordor	x36	x18	Р	in
Order	X30		x36	x18
90	A	18	8	34
91	ΑI	OV	8	35
92	Ō	3	8	36
93	Cł	(E	8	37
94	V	V	8	88
95	NC	= 1	n	/a
96	NC	= 1	n	/a
97	NC	= 1	n	/a
98	NC	= 1	n	/a
99	C	K	8	39
100	PH	= 0	n	/a
101	PH	= 0	n	/a
102	Ē	3	92	
103	B	SA	93	
104	B _B	NC = 1	94	n/a
105	Bc	Вв	95	
106	BD	NC = 1	96	n/a
107	Е	2	97	
108	E	1	98	
109	A	\ 7	99	
110	A	1 6	10	00
111	Qc9	NC = 1	1	n/a
112	Dc ₉	PH = 0	1	n/a
113	NC = 1		n	/a
114	PH = 0		n	/a
115	Qc8	NC = 1	2	n/a
116	Dc8	PH = 0	2	n/a
117	NC = 1		n	/a
118	PH	= 0	n	/a
119	Qc7	NC = 1	3	n/a

Rev: 1.01 3/2002 32/37

© 2001, Giga Semiconductor, Inc.



Order	w26	x18	Р	in	
Order	x36	XIO	x36	x18	
120	Dc ₇	PH = 0	3	n/a	
121	NC	= 1	n	/a	
122	PH	= 0	n	/a	
123	Qc6	NC = 1	6	n/a	
124	Dc6	PH = 0	6	n/a	
125	NC	:= 1	n	/a	
126	PH	= 0	n	/a	
127	Q _{C5}	NC = 1	7	n/a	
128	Dc5	PH = 0	7	n/a	
129	NC	= 1	n	/a	
130	PH	= 0	n	/a	
131	Qc4	Q _{B1}	8		
132	Dc4	D _{B1}	8	3	
133	NC	= 1	n/a		
134	PH	= 0	n/a		
135	Qcз	Q _{B2}	,	9	
136	Dcз	D _{B2}	9		
137	NC	= 1	n/a		
138	PH	= 0	n/a		
139	Qc2	Q _{B3}	12		
140	Dc2	Dвз	1	2	
141	NC	= 1	n	/a	
142	PH	= 0	n	/a	
143	Qc1	Q _{B4}	1	3	
144	Dc1	D _B 4	1	3	
145	NC = 1		n	/a	
146	PH	= 0	n	/a	
147	F	. T	1	14	
148	NC	; = 1	n/a		
149	NC	:=1	n	/a	

GS8161Z18/36A Boundary Scan Chain Order

Order	x36	x18	Р	in
Order	A30	X10	x36	x18
150	QD8	QD8 QB5		8
151	D _{D8}	D _{B5}	1	8
152	NC	= 1	n.	/a
153	PH	= 0	n.	/a
154	Q _{D7}	Q _{B6}	1	9
155	D _{D7}	D _B 6	1	9
156	NC	= 1	n.	/a
157	PH	= 0	n,	/a
158	QD6	Q _{B7}	2	2
159	D _D 6	D в7	2	2
160	NC	= 1	n,	/a
161	PH	= 0	n.	/a
162	Q _{D5}	Q _{B8}	2	3
163	D _{D5}	D в8	2	3
164	NC	= 1	n/a	
165	PH	= 0	n/a	
166	Q _{D4}	Q _{B9}	2	4
167	D _D 4	D _{B9}	24	
168	NC	= 1	n/a	
169	PH	= 0	n/a	
170	Q _D 3	NC = 1	25	n/a
171	DD3	PH = 0	25	n/a
172	NC	= 1	n,	/a
173	PH = 0		n,	/a
174	Q _{D2}	NC = 1	28	n/a
175	D _{D2}	PH = 0	28	n/a
176	NC	= 1	n.	/a
177	PH = 0		n.	/a
178	Q _{D1}	NC = 1	29	n/a
179	D _D 1	PH = 0	29	n/a

Rev: 1.01 3/2002 33/37

© 2001, Giga Semiconductor, Inc.



Order	x36	x18	Р	in
Order	X30	XIO	x36	x18
180	NC	= 1	n,	/a
181	PH	= 0	n.	/a
182	Q _{D9}	NC = 1	30	n/a
183	D _D 9	PH = 0	30	n/a
184	NC	= 1	n,	/a
185	PH	= 0	n/a	
186	LE	LBO		1
187	A 5		3	2
188	A4		3	3
189	Аз		3	4
190	A 2		3	5
191	A1		3	6
192	Ao		3	7
193	PH = 0		n,	/a
194	Ō	3	8	6

- 4. 1 = no connect, internally set to logic value 1
- 5. 0 = no connect, internally set to logic value 0
- 6. X = no connect, value is undefined

^{1.} Depending on the package, some input pads of the scan chain may not be connected to any external pin. In such case: LBO = 1, ZQ = 1, PE = 0, SD = 0, ZZ = 0, FT = 1, and SCD = 1.

^{2.} Every DQ pad consists of two scan registers—D is for input capture, and Q is for output capture.


^{3.} A single register (#194) for controlling tristate of all the DQ pins is at the end of the scan chain (i.e., the last bit shifted in this tristate control is effective after JTAG EXTEST instruction is executed.




TQFP Package Draw

TQFP Package Drawing

Symbol	Description	Min.	Nom.	Max
A1	Standoff	0.05	0.10	0.15
A2	Body Thickness	1.35	1.40	1.45
b	Lead Width	0.20	0.30	0.40
С	Lead Thickness	0.09		0.20
D	Terminal Dimension	21.9	22.0	20.1
D1	Package Body	19.9	20.0	20.1
Е	Terminal Dimension	15.9	16.0	16.1
E1	Package Body	13.9	14.0	14.1
е	Lead Pitch		0.65	
L	Foot Length	0.45	0.60	0.75
L1	Lead Length		1.00	
Y	Coplanarity			0.10
θ	Lead Angle	0°		7°





Notes:

- 1. All dimensions are in millimeters (mm).
- 2. Package width and length do not include mold protrusion.

BPR 1999.05.18



Ordering Information—GSI NBT Synchronous SRAM

Org	Part Number ¹	Туре	Package	Speed ² (MHz/ns)	T _A ³	Status
1M x 18	GS8161Z18AT-300	NBT Pipeline/Flow Through	TQFP	300/5	С	
1M x 18	GS8161Z18AT-275	NBT Pipeline/Flow Through	TQFP	275/5.25	С	
1M x 18	GS8161Z18AT-250	NBT Pipeline/Flow Through	TQFP	250/5.5	С	
1M x 18	GS8161Z18AT-225	NBT Pipeline/Flow Through	TQFP	225/6	С	
1M x 18	GS8161Z18AT-200	NBT Pipeline/Flow Through	TQFP	200/6.5	С	
512K x 36	GS8161Z36AT-300	NBT Pipeline/Flow Through	TQFP	300/5	С	
512K x 36	GS8161Z36AT-275	NBT Pipeline/Flow Through	TQFP	275/5.25	С	
512K x 36	GS8161Z36AT-250	NBT Pipeline/Flow Through	TQFP	250/5.5	С	
512K x 36	GS8161Z36AT-225	NBT Pipeline/Flow Through	TQFP	225/6	С	
512K x 36	GS8161Z36AT-200	NBT Pipeline/Flow Through	TQFP	200/6.5	С	
1M x 18	GS8161Z18AT-300I	NBT Pipeline/Flow Through	TQFP	300/5	I	
1M x 18	GS8161Z18AT-275I	NBT Pipeline/Flow Through	TQFP	275/5.25	I	
1M x 18	GS8161Z18AT-250I	NBT Pipeline/Flow Through	TQFP	250/5.5	I	
1M x 18	GS8161Z18AT-225I	NBT Pipeline/Flow Through	TQFP	225/6	I	
1M x 18	GS8161Z18AT-200I	NBT Pipeline/Flow Through	TQFP	200/6.5	I	
512K x 36	GS8161Z36AT-300I	NBT Pipeline/Flow Through	TQFP	300/5	I	
512K x 36	GS8161Z36AT-275I	NBT Pipeline/Flow Through	TQFP	275/5.25	I	
512K x 36	GS8161Z36AT-250I	NBT Pipeline/Flow Through	TQFP	250/5.5	I	
512K x 36	GS8161Z36AT-225I	NBT Pipeline/Flow Through	TQFP	225/6	I	
512K x 36	GS8161Z36AT-200I	NBT Pipeline/Flow Through	TQFP	200/6.5	I	

- 1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS8161Z36A-300IT.
- 2. The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.
- 3. T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.
- 4. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (www.gsitechnology.com) for a complete listing of current offerings



18Mb Sync SRAM Datasheet Revision History

DS/DateRev. Code: Old; New	Types of Changes Format or Content	Page;Revisions;Reason
8161Z18A_r1		Creation of new datasheet
8161Z18A_r1; 8161Z18A_r1_01	Content	Updated AC Characteristics table Updated FT power numbers on page 1 and in Operating Currents table Updated VIH to 2.0 from 1.7 Updated Mb references to 18Mb from 16Mb Updated BSR table Removed all ByteSafe references Updated ZZ recovery time diagram Updated AC Test Conditions table and removed Output Load 2 diagram