

119, 165, & 209 BGA 18Mb Pipelined and Flow Through 300 MHz–200 MHz Commercial Temp Synchronous NBT SRAM 1.8 V or 2.5 V V_{DD} Industrial Temp 1.8 V or 2.5 V I/O

Features

- NBT (No Bus Turn Around) functionality allows zero wait Read-Write-Read bus utilization; fully pin-compatible with both pipelined and flow through NtRAM™, NoBL™ and ZBT™ SRAMs
- 1.8 V or 2.5 V +10%/–10% core power supply
- 1.8 V or 2.5 V I/O supply
- User-configurable Pipeline and Flow Through mode
- ZQ mode pin for user-selectable high/low output drive
- IEEE 1149.1 JTAG-compatible Boundary Scan
- On-chip write parity checking; even or odd selectable
- LBO pin for Linear or Interleave Burst mode
- Pin-compatible with 2M, 4M, and 8M devices
- Byte write operation (9-bit Bytes)
- 3 chip enable signals for easy depth expansion
- ZZ Pin for automatic power-down
- JEDEC-standard 119-, 165-, or 209-Bump BGA package

		-300	-275	-250	-225	-200	Unit
Pipeline 3-1-1-1	t_{KQ}	2.2	2.4	2.5	2.7	3.0	ns
	t_{Cycle}	3.3	3.6	4.0	4.4	5.0	ns
2.5 V	Curr (x18)	320	300	275	250	230	mA
	Curr (x36)	375	345	320	295	265	mA
	Curr (x72)	475	445	410	380	335	mA
1.8 V	Curr (x18)	320	300	275	250	225	mA
	Curr (x36)	370	340	315	285	260	mA
	Curr (x72)	470	435	400	365	325	mA
Flow Through 2-1-1-1	t_{KQ}	5.0	5.25	5.5	6.0	6.5	ns
	t_{Cycle}	5.0	5.25	5.5	6.0	6.5	ns
2.5 V	Curr (x18)	220	215	210	200	190	mA
	Curr (x36)	265	260	245	235	225	mA
	Curr (x72)	315	305	295	285	260	mA
1.8 V	Curr (x18)	220	215	210	200	190	mA
	Curr (x36)	265	260	245	235	225	mA
	Curr (x72)	315	305	295	285	260	mA

Functional Description

The GS8162Z18A(B/D)/36A(B/D)/72A(C) is a 16Mbit Synchronous Static SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other pipelined read/double late write or flow through read/single late write SRAMs, allow utilization of all available bus bandwidth by eliminating the need to insert deselect cycles when the device is switched from read to write cycles.

Because it is a synchronous device, address, data inputs, and read/write control inputs are captured on the rising edge of the

input clock. Burst order control (\overline{LBO}) must be tied to a power rail for proper operation. Asynchronous inputs include the Sleep mode enable (ZZ) and Output Enable. Output Enable can be used to override the synchronous control of the output drivers and turn the RAM's output drivers off at any time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation required by asynchronous SRAMs and simplifies input signal timing.

The GS8162Z18A(B/D)/36A(B/D)/72A(C) may be configured by the user to operate in Pipeline or Flow Through mode. Operating as a pipelined synchronous device, in addition to the rising-edge-triggered registers that capture input signals, the device incorporates a rising edge triggered output register. For read cycles, pipelined SRAM output data is temporarily stored by the edge-triggered output register during the access cycle and then released to the output drivers at the next rising edge of clock.

The GS8162Z18A(B/D)/36A(B/D)/72A(C) is implemented with GSI's high performance CMOS technology and is available in a JEDEC-standard 119-bump (x18 & x36), 165-bump (x18 & x36), or 209-bump (x72) BGA package.

GS8162Z72A Pad Out
209-Bump BGA—Top View (Package C)

	1	2	3	4	5	6	7	8	9	10	11
A	DQG5	DQG1	A13	E2	A14	ADV	A15	$\bar{E}3$	A17	DQB1	DQB5
B	DQG6	DQG2	$\bar{B}C$	$\bar{B}G$	NC	\bar{W}	A16	$\bar{B}B$	$\bar{B}F$	DQB2	DQB6
C	DQG7	DQG3	$\bar{B}H$	$\bar{B}D$	NC	$\bar{E}1$	NC	$\bar{B}E$	$\bar{B}A$	DQB3	DQB7
D	DQG8	DQG4	V _{SS}	NC	NC	\bar{G}	NC	NC	V _{SS}	DQB4	DQB8
E	DQG9	DQC9	V _{DDQ}	V _{DDQ}	V _{DD}	V _{DD}	V _{DD}	V _{DDQ}	V _{DDQ}	DQF9	DQB9
F	DQC4	DQC8	V _{SS}	V _{SS}	V _{SS}	ZQ	V _{SS}	V _{SS}	V _{SS}	DQF8	DQF4
G	DQC3	DQC7	V _{DDQ}	V _{DDQ}	V _{DD}	MCH	V _{DD}	V _{DDQ}	V _{DDQ}	DQF7	DQF3
H	DQC2	DQC6	V _{SS}	V _{SS}	V _{SS}	MCL	V _{SS}	V _{SS}	V _{SS}	DQF6	DQF2
J	DQC1	DQC5	V _{DDQ}	V _{DDQ}	V _{DD}	MCH	V _{DD}	V _{DDQ}	V _{DDQ}	DQF5	DQF1
K	NC	NC	CK	NC	V _{SS}	MCL	V _{SS}	NC	NC	NC	NC
L	DQH1	DQH5	V _{DDQ}	V _{DDQ}	V _{DD}	$\bar{F}T$	V _{DD}	V _{DDQ}	V _{DDQ}	DQA5	DQA1
M	DQH2	DQH6	V _{SS}	V _{SS}	V _{SS}	MCL	V _{SS}	V _{SS}	V _{SS}	DQA6	DQA2
N	DQH3	DQH7	V _{DDQ}	V _{DDQ}	V _{DD}	MCH	V _{DD}	V _{DDQ}	V _{DDQ}	DQA7	DQA3
P	DQH4	DQH8	V _{SS}	V _{SS}	V _{SS}	ZZ	V _{SS}	V _{SS}	V _{SS}	DQA8	DQA4
R	DQD9	DQH9	V _{DDQ}	V _{DDQ}	V _{DD}	V _{DD}	V _{DD}	V _{DDQ}	V _{DDQ}	DQA9	DQE9
T	DQD8	DQD4	V _{SS}	NC	NC	$\bar{L}B\bar{O}$	$\bar{P}E$	NC	V _{SS}	DQE4	DQE8
U	DQD7	DQD3	NC	A12	NC	A11	NC	A10	NC	DQE3	DQE7
V	DQD6	DQD2	A9	A8	A7	A1	A6	A5	A4	DQE2	DQE6
W	DQD5	DQD1	TMS	TDI	A3	A0	A2	TDO	TCK	DQE1	DQE5

Rev 10

 11 x 19 Bump BGA—14 x 22 mm² Body—1 mm Bump Pitch

GS8162Z72A BGA Pin Description

Pin Location	Symbol	Type	Description
W6, V6	A ₀ , A ₁	I	Address field LSBs and Address Counter Preset Inputs
W7, W5, V9, V8, V7, V5, V4, V3, U8, U7, U6, U4, A3, A5, A7, B7, A9	A _n	I	Address Inputs
L11, M11, N11, P11, L10, M10, N10, P10, R10 A10, B10, C10, D10, A11, B11, C11, D11, E11 J1, H1, G1, F1, J2, H2, G2, F2, E2 W2, V2, U2, T2, W1, V1, U1, T1, R1 W10, V10, U10, T10, W11, V11, U11, T11, R11 J11, H11, G11, F11, J10, H10, G10, F10, E10 A2, B2, C2, D2, A1, B1, C1, D1, E1 L1, M1, N1, P1, L2, M2, N2, P2, R2	DQ _{A1} –DQ _{A9} DQ _{B1} –DQ _{B9} DQ _{C1} –DQ _{C9} DQ _{D1} –DQ _{D9} DQ _{E1} –DQ _{E9} DQ _{F1} –DQ _{F9} DQ _{G1} –DQ _{G9} DQ _{H1} –DQ _{H9}	I/O	Data Input and Output pins (x36 Version)
C9, B8, B3, C4, C8, B9, B4, C3	$\overline{B_A}$, $\overline{B_B}$, $\overline{B_C}$, $\overline{B_D}$, $\overline{B_E}$, $\overline{B_F}$, $\overline{B_G}$, $\overline{B_H}$	I	Byte Write Enable for DQ _A , DQ _B , DQ _C , DQ _D , DQ _E , DQ _F , DQ _G , DQ _H I/Os; active low
B5, C5, C7, D4, D5, D8, K1, K2, K4, K8, K9, K10, K11, T4, T5, T8, U3, U5, U7, U9	NC	—	No Connect
K3	CK	I	Clock Input Signal; active high
B6	\overline{W}	I	Write Enable. Writes all enabled bytes; active low
C6, A8	$\overline{E_1}$, $\overline{E_3}$	I	Chip Enable; active low
A4	E ₂	I	Chip Enable; active high
D6	\overline{G}	I	Output Enable; active low
P6	ZZ	I	Sleep Mode control; active high
L6	\overline{FT}	I	Flow Through or Pipeline mode; active low
T6	\overline{LBO}	I	Linear Burst Order mode; active low
G6, J6, N6	MCH	I	Must Connect High
H6, K6, M6	MCL		Must Connect Low

GS8162Z72A BGA Pin Description

Pin Location	Symbol	Type	Description
T7	$\overline{\text{PE}}$	I	Parity Bit Enable; active low (High = x16/32 Mode, Low = x18/36 Mode)
B6	$\overline{\text{BW}}$	I	Byte Enable; active low
F6	ZQ	I	FLXDrive Output Impedance Control (Low = Low Impedance [High Drive], High = High Impedance [Low Drive])
W3	TMS	I	Scan Test Mode Select
W4	TDI	I	Scan Test Data In
W8	TDO	O	Scan Test Data Out
W9	TCK	I	Scan Test Clock
E5, E6, E7, G5, G7, J5, J7, L5, L7, N5, N7, R5, R6, R7	V_{DD}	I	Core power supply
D3, D9, F3, F4, F5, F7, F8, F9, H3, H4, H5, H7, H8, H9, K5, K7, M3, M4, M5, M7, M8, M9, P3, P4, P5, P7, P8, P9, T3, T9	V_{SS}	I	I/O and Core Ground
E3, E4, E8, E9, G3, G4, G8, G9, J3, J4, J8, J9, L3, L4, L8, L9, N3, N4, N8, N9, R3, R4, R8, R9	V_{DDQ}	I	Output driver power supply

165 Bump BGA—x18 Commom I/O—Top View (Package D)

	1	2	3	4	5	6	7	8	9	10	11	
A	NC	A	E1	BB	NC	E3	CKE	ADV	A17	A	A19	A
B	NC	A	E2	NC	BA	CK	W	G	A18	A	NC	B
C	NC	NC	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	NC	DQPA	C
D	NC	DQB	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	NC	DQA	D
E	NC	DQB	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	NC	DQA	E
F	NC	DQB	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	NC	DQA	F
G	NC	DQB	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	NC	DQA	G
H	FT	MCH	NC	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	NC	ZQ	ZZ	H
J	DQB	NC	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQA	NC	J
K	DQB	NC	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQA	NC	K
L	DQB	NC	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQA	NC	L
M	DQB	NC	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQA	NC	M
N	DQPB	DNU	V _{DDQ}	V _{SS}	NC	NC	NC	V _{SS}	V _{DDQ}	NC	NC	N
P	NC	NC	A	A	TDI	A1	TDO	A	A	A	NC	P
R	LBO	NC	A	A	TMS	A0	TCK	A	A	A	A	R

11 x 15 Bump BGA—13 mm x 15 mm Body—1.0 mm Bump Pitch

165 Bump BGA—x36 Common I/O—Top View (Package D)

	1	2	3	4	5	6	7	8	9	10	11	
A	NC	A	E1	BC	BB	E3	CKE	ADV	A17	A	NC	A
B	NC	A	E2	BD	BA	CK	W	G	A18	A	NC	B
C	DQPC	NC	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	NC	DQPB	C
D	DQC	DQC	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQB	DQB	D
E	DQC	DQC	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQB	DQB	E
F	DQC	DQC	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQB	DQB	F
G	DQC	DQC	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQB	DQB	G
H	FT	MCH	NC	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	NC	ZQ	ZZ	H
J	DQD	DQD	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQA	DQA	J
K	DQD	DQD	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQA	DQA	K
L	DQD	DQD	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQA	DQA	L
M	DQD	DQD	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQA	DQA	M
N	DQPD	DNU	V _{DDQ}	V _{SS}	NC	NC	NC	V _{SS}	V _{DDQ}	NC	DQPA	N
P	NC	NC	A	A	TDI	A1	TDO	A	A	A	NC	P
R	LBO	NC	A	A	TMS	A0	TCK	A	A	A	A	R

11 x 15 Bump BGA—13 mm x 15 mm Body—1.0 mm Bump Pitch

GS8162Z18/36A 165-Bump BGA Pin Description

Pin Location	Symbol	Type	Description
R6, P6	A ₀ , A ₁	I	Address field LSBs and Address Counter Preset Inputs
A2, A10, B2, B10, P3, P4, P8, P9, P10, R3, R4, R8, R9, R10, R11	A _n	I	Address Inputs
A9, B9	A ₁₇ , A ₁₈		Address Input
A11	A ₁₉	I	Address Input (x18 Version)
J10, K10, L10, M10, J11, K11, L11, M11, N11 G10, F10, E10, D10, G11, F11, E11, D11, C11 G2, F2, E2, D2, G1, F1, E1, D1, C1 J2, K2, L2, M2, J1, K1, L1, M1, N1	DQ _{A1} –DQ _{A9} DQ _{B1} –DQ _{B9} DQ _{C1} –DQ _{C9} DQ _{D1} –DQ _{D9}	I/O	Data Input and Output pins. (x36 Version)
B5, A5, A4, B4	B _A , B _B , B _C , B _D	I	Byte Write Enable for DQ _A , DQ _B , DQ _C , DQ _D I/Os; active low (x36 Version)
M10, L10, K10, J10, G11, F11, E11, D11, C11 D2, E2, F2, G2, J1, K1, L1, M1, N1	DQ _{A1} –DQ _{A9} DQ _{B1} –DQ _{B9}	I/O	Data Input and Output pins (x18 Version)
B5, A4	B _A , B _B	I	Byte Write Enable for DQ _A , DQ _B I/Os; active low (x18 Version)
A1, B1, B11, C2, C10, H3, H9, N5, N6, N7, N10, P1, P2, P11, R2	NC	—	No Connect
A5, B4, C1, D1, D10, E1, E10, F1, F10, G1, G10, J2, J11, K2, K11, L2, L11, M2, M11, N11	NC	—	No Connect (x18 Version)
A11	NC	—	No Connect (x36 Version)
B6	CK	I	Clock Input Signal; active high
A7	CKE	I	Clock Enable; active low
B7	W	I	Write Enable; active low
A3	E ₁	I	Chip Enable; active low
A6	E ₃	I	Chip Enable; active low (x36 version)
B3	E ₂	I	Chip Enable; active high (x36 version)
B8	G	I	Output Enable; active low
A8	ADV	I	Burst address counter advance enable; active low
H11	ZZ	I	Sleep mode control; active high
H1	FT	I	Flow Through or Pipeline mode; active low
R1	LBO	I	Linear Burst Order mode; active low
H10	ZQ	I	FLXDrive Output Impedance Control (Low = Low Impedance [High Drive], High = High Impedance [Low Drive])
R5	TMS	I	Scan Test Mode Select
P5	TDI	I	Scan Test Data In

GS8162Z18/36A 165-Bump BGA Pin Description

Pin Location	Symbol	Type	Description
P7	TDO	O	Scan Test Data Out
R7	TCK	I	Scan Test Clock
H2	MCH	—	Must Connect High
N2	DNU	—	Do Not Use
D4, D8, E4, E8, F4, F8, G4, G8, H4, H8, J4, J8, K4, K8, L4, L8, M4, M8	V _{DD}	I	Core power supply
C4, C5, C6, C7, C8, D5, D6, D7, E5, E6, E7, F5, F6, F7, G5, G6, G7, H5, H6, H7, J5, J6, J7, K5, K6, K7, L5, L6, L7, M5, M6, M7, N4, N8	V _{SS}	I	I/O and Core Ground
C3, C9, D3, D9, E3, E9, F3, F9, G3, G9, J3, J9, K3, K9, L3, L9, M3, M9, N3, N9	V _{DDQ}	I	Output driver power supply

GS8162Z36A Pad Out

119-Bump BGA—Top View (Package B)

	1	2	3	4	5	6	7
A	V _{DDQ}	A6	A7	A18	A8	A9	V _{DDQ}
B	NC	E2	A4	ADV	A15	$\bar{E}3$	NC
C	NC	A5	A3	V _{DD}	A14	A16	NC
D	DQC4	DQC9	V _{SS}	ZQ	V _{SS}	DQB9	DQB4
E	DQC3	DQC8	V _{SS}	$\bar{E}1$	V _{SS}	DQB8	DQB3
F	V _{DDQ}	DQC7	V _{SS}	\bar{G}	V _{SS}	DQB7	V _{DDQ}
G	DQC2	DQC6	$\bar{B}C$	A17	$\bar{B}B$	DQB6	DQB2
H	DQC1	DQC5	V _{SS}	\bar{W}	V _{SS}	DQB5	DQB1
J	V _{DDQ}	V _{DD}	NC	V _{DD}	NC	V _{DD}	V _{DDQ}
K	DQA1	DQA5	V _{SS}	CK	V _{SS}	DQA5	DQA1
L	DQA2	DQA6	$\bar{B}D$	NC	$\bar{B}A$	DQA6	DQA2
M	V _{DDQ}	DQA7	V _{SS}	\overline{CKE}	V _{SS}	DQA7	V _{DDQ}
N	DQA3	DQA8	V _{SS}	A1	V _{SS}	DQA8	DQA3
P	DQA4	DQA9	V _{SS}	A0	V _{SS}	DQA9	DQA4
R	NC	A2	\overline{LBO}	V _{DD}	$\bar{F}T$	A13	$\bar{P}E$
T	NC	NC	A10	A11	A12	NC	ZZ
U	V _{DDQ}	TMS	TDI	TCK	TDO	NC	V _{DDQ}

GS8162Z18A Pad Out

119-Bump BGA—Top View (Package B)

	1	2	3	4	5	6	7
A	V _{DDQ}	A6	A7	A18	A8	A9	V _{DDQ}
B	NC	E2	A4	ADV	A15	$\bar{E}3$	NC
C	NC	A5	A3	V _{DD}	A14	A16	NC
D	DQB1	NC	V _{SS}	ZQ	V _{SS}	DQPA9	NC
E	NC	DQB2	V _{SS}	$\bar{E}1$	V _{SS}	NC	DQA8
F	V _{DDQ}	NC	V _{SS}	\bar{G}	V _{SS}	DQA7	V _{DDQ}
G	NC	DQB3	$\bar{B}B$	A17	NC	NC	DQA6
H	DQB4	NC	V _{SS}	\bar{W}	V _{SS}	DQA5	NC
J	V _{DDQ}	V _{DD}	NC	V _{DD}	NC	V _{DD}	V _{DDQ}
K	NC	DQB5	V _{SS}	CK	V _{SS}	NC	DQA4
L	DQB6	NC	NC	NC	$\bar{B}A$	DQA3	NC
M	V _{DDQ}	DQB7	V _{SS}	\overline{CKE}	V _{SS}	NC	V _{DDQ}
N	DQB8	NC	V _{SS}	A1	V _{SS}	DQA2	NC
P	NC	DQPB9	V _{SS}	A0	V _{SS}	NC	DQA1
R	NC	A2	\overline{LBO}	V _{DD}	$\bar{F}T$	A13	$\bar{P}E$
T	NC	A10	A11	NC	A12	A19	ZZ
U	V _{DDQ}	TMS	TDI	TCK	TDO	NC	V _{DDQ}

GS8162Z18/36A 119-Bump BGA Pin Description

Pin Location	Symbol	Type	Description
P4, N4	A0, A1	I	Address field LSBs and Address Counter Preset Inputs
R2, C3, B3, C2, A2, A3, A5, A6, T3, T5, R6, C5, B5, C6, G4, A4	An	I	Address Inputs
T4, T6	An		Address Input (x36 Version)
T2	NC	—	No Connect (x36 Version)
T2, T6, T4	An	I	Address Input (x18 Version)
K7, L7, N7, P7, K6, L6, M6, N6 H7, G7, E7, D7, H6, G6, F6, E6 H1, G1, E1, D1, H2, G2, F2, E2 K1, L1, N1, P1, K2, L2, M2, N2	DQA1–DQA8 DQB1–DQB8 DQC1–DQC8 DQD1–DQD8	I/O	Data Input and Output pins. (x36 Version)
P6, D6, D2, P2	DQA9, DQB9, DQC9, DQD9	I/O	Data Input and Output pins. (x36 Version)
L5, G5, G3, L3	BA, BB, BC, BD	I	Byte Write Enable for DQA, DQB, DQC, DQD I/Os; active low (x36 Version)
P7, N6, L6, K7, H6, G7, F6, E7, D6 D1, E2, G2, H1, K2, L1, M2, N1, P2	DQA1–DQA9 DQB1–DQB9	I/O	Data Input and Output pins (x18 Version)
L5, G3	BA, BB	I	Byte Write Enable for DQA, DQB I/Os; active low (x18 Version)
B1, C1, R1, R7, T1, U6, B7, C7, J3, J5	NC	—	No Connect
P6, N7, M6, L7, K6, H7, G6, E6, D7, D2, E1, F2, G1, H2, K1, L2, N2, P1, G5, L3	NC	—	No Connect (x18 Version)
L4	NC	—	No Connect (x36 Version)
K4	CK	I	Clock Input Signal; active high
M4	CKE	I	Clock Enable; active low
R7	PE	I	Parity Bit Enable; active low (High = x16/32 Mode, Low = x18/36 Mode)
H4	W	I	Write Enable; active low
E4	E1	I	Chip Enable; active low
B6	E3	I	Chip Enable; active low (x36 version)
B2	E2	I	Chip Enable; active high (x36 version)
F4	G	I	Output Enable; active low
B4	ADV	I	Burst address counter advance enable; active low
T7	ZZ	I	Sleep mode control; active high
R5	FT	I	Flow Through or Pipeline mode; active low
R3	LBO	I	Linear Burst Order mode; active low
D4	ZQ	I	FLXDrive Output Impedance Control (Low = Low Impedance [High Drive], High = High Impedance [Low Drive])
U2	TMS	I	Scan Test Mode Select
U3	TDI	I	Scan Test Data In

GS8162Z18/36A 119-Bump BGA Pin Description

Pin Location	Symbol	Type	Description
U5	TDO	O	Scan Test Data Out
U4	TCK	I	Scan Test Clock
J2, C4, J4, R4, J6	V _{DD}	I	Core power supply
B2, L4	V _{DD}	I	Core power supply (x18 version)
D3, E3, F3, H3, K3, M3, N3, P3, D5, E5, F5, H5, K5, M5, N5, P5	V _{SS}	I	I/O and Core Ground
B6	V _{SS}	I	I/O and Core Ground (x18 version)
A1, F1, J1, M1, U1, A7, F7, J7, M7, U7	V _{DDQ}	I	Output driver power supply

BPR1999.05.18

Functional Details

Clocking

Deassertion of the Clock Enable ($\overline{\text{CKE}}$) input blocks the Clock input from reaching the RAM's internal circuits. It may be used to suspend RAM operations. Failure to observe Clock Enable set-up or hold requirements will result in erratic operation.

Pipeline Mode Read and Write Operations

All inputs (with the exception of Output Enable, Linear Burst Order and Sleep) are synchronized to rising clock edges. Single cycle read and write operations must be initiated with the Advance/Load pin ($\overline{\text{ADV}}$) held low, in order to load the new address. Device activation is accomplished by asserting all three of the Chip Enable inputs ($\overline{\text{E}}_1$, $\overline{\text{E}}_2$, and $\overline{\text{E}}_3$). Deassertion of any one of the Enable inputs will deactivate the device.

Function	$\overline{\text{W}}$	$\overline{\text{B}}_A$	$\overline{\text{B}}_B$	$\overline{\text{B}}_C$	$\overline{\text{B}}_D$
Read	H	X	X	X	X
Write Byte "a"	L	L	H	H	H
Write Byte "b"	L	H	L	H	H
Write Byte "c"	L	H	H	L	H
Write Byte "d"	L	H	H	H	L
Write all Bytes	L	L	L	L	L
Write Abort/NOP	L	H	H	H	H

Read operation is initiated when the following conditions are satisfied at the rising edge of clock: $\overline{\text{CKE}}$ is asserted low, all three chip enables ($\overline{\text{E}}_1$, $\overline{\text{E}}_2$, and $\overline{\text{E}}_3$) are active, the write enable input signals $\overline{\text{W}}$ is deasserted high, and $\overline{\text{ADV}}$ is asserted low. The address presented to the address inputs is latched into the address register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the next rising edge of clock the read data is allowed to propagate through the output register and onto the output pins.

Write operation occurs when the RAM is selected, CKE is active, and the Write input is sampled low at the rising edge of clock.

The Byte Write Enable inputs ($\overline{B_A}$, $\overline{B_B}$, $\overline{B_C}$, and $\overline{B_D}$) determine which bytes will be written. All or none may be activated. A write cycle with no Byte Write inputs active is a no-op cycle. The pipelined NBT SRAM provides double late write functionality, matching the write command versus data pipeline length (2 cycles) to the read command versus data pipeline length (2 cycles). At the first rising edge of clock, Enable, Write, Byte Write(s), and Address are registered. The Data In associated with that address is required at the third rising edge of clock.

Flow Through Mode Read and Write Operations

Operation of the RAM in Flow Through mode is very similar to operations in Pipeline mode. Activation of a Read Cycle and the use of the Burst Address Counter is identical. In Flow Through mode the device may begin driving out new data immediately after new address are clocked into the RAM, rather than holding new data until the following (second) clock edge. Therefore, in Flow Through mode the read pipeline is one cycle shorter than in Pipeline mode.

Write operations are initiated in the same way, but differ in that the write pipeline is one cycle shorter as well, preserving the ability to turn the bus from reads to writes without inserting any dead cycles. While the pipelined NBT RAMs implement a double late write protocol in Flow Through mode a single late write protocol mode is observed. Therefore, in Flow Through mode, address and control are registered on the first rising edge of clock and data in is required at the data input pins at the second rising edge of clock.


Synchronous Truth Table

Operation	Type	Address	\overline{E}_1	E ₂	\overline{E}_3	ZZ	ADV	\overline{W}	\overline{Bx}	\overline{G}	\overline{CKE}	CK	DQ	Notes
Deselect Cycle, Power Down	D	None	H	X	X	L	L	X	X	X	L	L-H	High-Z	
Deselect Cycle, Power Down	D	None	X	X	H	L	L	X	X	X	L	L-H	High-Z	
Deselect Cycle, Power Down	D	None	X	L	X	L	L	X	X	X	L	L-H	High-Z	
Deselect Cycle, Continue	D	None	X	X	X	L	H	X	X	X	L	L-H	High-Z	1
Read Cycle, Begin Burst	R	External	L	H	L	L	L	H	X	L	L	L-H	Q	
Read Cycle, Continue Burst	B	Next	X	X	X	L	H	X	X	L	L	L-H	Q	1,10
NOP/Read, Begin Burst	R	External	L	H	L	L	L	H	X	H	L	L-H	High-Z	2
Dummy Read, Continue Burst	B	Next	X	X	X	L	H	X	X	H	L	L-H	High-Z	1,2,10
Write Cycle, Begin Burst	W	External	L	H	L	L	L	L	L	X	L	L-H	D	3
Write Cycle, Continue Burst	B	Next	X	X	X	L	H	X	L	X	L	L-H	D	1,3,10
NOP/Write Abort, Begin Burst	W	None	L	H	L	L	L	L	H	X	L	L-H	High-Z	2,3
Write Abort, Continue Burst	B	Next	X	X	X	L	H	X	H	X	L	L-H	High-Z	1,2,3,10
Clock Edge Ignore, Stall		Current	X	X	X	L	X	X	X	X	H	L-H	-	4
Sleep Mode		None	X	X	X	H	X	X	X	X	X	X	High-Z	


Notes:

- Continue Burst cycles, whether Read or Write, use the same control inputs. A Deselect continue cycle can only be entered into if a Deselect cycle is executed first.
- Dummy Read and Write abort can be considered NOPs because the SRAM performs no operation. A Write abort occurs when the \overline{W} pin is sampled low but no Byte Write pins are active, so no write operation is performed.
- \overline{G} can be wired low to minimize the number of control signals provided to the SRAM. Output drivers will automatically turn off during write cycles.
- If \overline{CKE} High occurs during a pipelined read cycle, the DQ bus will remain active (Low Z). If \overline{CKE} High occurs during a write cycle, the bus will remain in High Z.
- X = Don't Care; H = Logic High; L = Logic Low; \overline{Bx} = High = All Byte Write signals are high; \overline{Bx} = Low = One or more Byte/Write signals are Low
- All inputs, except \overline{G} and ZZ must meet setup and hold times of rising clock edge.
- Wait states can be inserted by setting \overline{CKE} high.
- This device contains circuitry that ensures all outputs are in High Z during power-up.
- A 2-bit burst counter is incorporated.
- The address counter is incremented for all Burst continue cycles.

Pipelined and Flow Through Read Write Control State Diagram




Key




Notes

1. The Hold command ($\overline{\text{CKE}}$ Low) is not shown because it prevents any state change.
2. W, R, B, and D represent input command codes as indicated in the Synchronous Truth Table.




Current State and Next State Definition for Pipelined and Flow through Read/Write Control State Diagram

Pipeline Mode Data I/O State Diagram




Key




Notes

1. The Hold command ($\overline{\text{CKE}}$ Low) is not shown because it prevents any state change.
2. W, R, B, and D represent input command codes as indicated in the Truth Tables.




Current State and Next State Definition for Pipeline Mode Data I/O State Diagram

Flow Through Mode Data I/O State Diagram




Key



Notes

1. The Hold command ($\overline{\text{CKE}}$ Low) is not shown because it prevents any state change.
2. W, R, B, and D represent input command codes as indicated in the Truth Tables.



Current State and Next State Definition for: Pipeline and Flow Through Read Write Control State Diagram

Burst Cycles

Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from read to write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into Load mode.

Burst Order

The burst address counter wraps around to its initial state after four addresses (the loaded address and three more) have been accessed. The burst sequence is determined by the state of the Linear Burst Order pin ($\overline{\text{LBO}}$). When this pin is Low, a linear burst sequence is selected. When the RAM is installed with the LBO pin tied high, Interleaved burst sequence is selected. See the tables below for details.

FLXDrive™

The ZQ pin allows selection between NBT RAM nominal drive strength (ZQ low) for multi-drop bus applications and low drive strength (ZQ floating or high) point-to-point applications. See the Output Driver Characteristics chart for details.

Mode Pin Functions

Mode Name	Pin Name	State	Function
Burst Order Control	$\overline{\text{LBO}}$	L	Linear Burst
		H	Interleaved Burst
Output Register Control	$\overline{\text{FT}}$	L	Flow Through
		H or NC	Pipeline
Power Down Control	ZZ	L or NC	Active
		H	Standby, $I_{DD} = I_{SB}$
Single/Dual Cycle Deselect Control	SCD	L	Dual Cycle Deselect
		H or NC	Single Cycle Deselect

Note:

There are pull-up devices on the ZQ, $\overline{\text{SCD}}$, and $\overline{\text{FT}}$ pins and pull-down device on the ZZ pin, so those input pins can be unconnected and the chip will operate in the default states as specified in the above tables.

Burst Counter Sequences

Linear Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	10	11	00
3rd address	10	11	00	01
4th address	11	00	01	10

Note: The burst counter wraps to initial state on the 5th clock.

Interleaved Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

Note: The burst counter wraps to initial state on the 5th clock.


BPR 1999.05.18

Sleep Mode

During normal operation, ZZ must be pulled low, either by the user or by its internal pull down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after ZZ recovery time.

Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to I_{SB2} . The duration of Sleep mode is dictated by the length of time the ZZ is in a High state. After entering Sleep mode, all inputs except ZZ become disabled and all outputs go to High-Z. The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode. When the ZZ pin is driven high, I_{SB2} is guaranteed after the time t_{ZZI} is met. Because ZZ is an asynchronous input, pending operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated until valid pending operations are completed. Similarly, when exiting Sleep mode during t_{ZZR} , only a Deselect or Read commands may be applied while the SRAM is recovering from Sleep mode.

Sleep Mode Timing Diagram



Designing for Compatibility

The GSI NBT SRAMs offer users a configurable selection between Flow Through mode and Pipeline mode via the \overline{FT} signal found on Bump 5R. Not all vendors offer this option, however most mark Bump 5R as V_{DD} or V_{DDQ} on pipelined parts and V_{SS} on flow through parts. GSI NBT SRAMs are fully compatible with these sockets.

Absolute Maximum Ratings

(All voltages reference to V_{SS})

Symbol	Description	Value	Unit
V_{DD}	Voltage on V_{DD} Pins	−0.5 to 3.6	V
V_{DDQ}	Voltage in V_{DDQ} Pins	−0.5 to 3.6	V
V_{CK}	Voltage on Clock Input Pin	−0.5 to 3.6	V
$V_{I/O}$	Voltage on I/O Pins	−0.5 to $V_{DDQ} + 0.5$ (≤ 3.6 V max.)	V
V_{IN}	Voltage on Other Input Pins	−0.5 to $V_{DD} + 0.5$ (≤ 3.6 V max.)	V
I_{IN}	Input Current on Any Pin	+/−20	mA
I_{OUT}	Output Current on Any I/O Pin	+/−20	mA
P_D	Package Power Dissipation	1.5	W
T_{STG}	Storage Temperature	−55 to 125	°C
T_{BIAS}	Temperature Under Bias	−55 to 125	°C

Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.

Power Supply Voltage Ranges

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
2.5 V Supply Voltage	V_{DD2}	2.3	2.5	2.7	V	
1.8 V Supply Voltage	V_{DD1}	1.6	1.8	2.0	V	
2.5 V V_{DDQ} I/O Supply Voltage	V_{DDQ2}	2.3	2.5	2.7	V	
1.8 V V_{DDQ} I/O Supply Voltage	V_{DDQ1}	1.6	1.8	2.0	V	

Notes:

- The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- Input Under/overshoot voltage must be $-2\text{ V} > V_i < V_{DDn} + 2\text{ V}$ not to exceed 3.6 V maximum, with a pulse width not to exceed 20% tKC.

V_{DDQ2} Range Logic Levels

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
V_{DD} Input High Voltage	V_{IH}	$0.6 \cdot V_{DD}$	—	$V_{DD} + 0.3$	V	1
V_{DD} Input Low Voltage	V_{IL}	-0.3	—	$0.3 \cdot V_{DD}$	V	1
V_{DDQ} I/O Input High Voltage	V_{IHQ}	$0.6 \cdot V_{DD}$	—	$V_{DDQ} + 0.3$	V	1,3
V_{DDQ} I/O Input Low Voltage	V_{ILQ}	-0.3	—	$0.3 \cdot V_{DD}$	V	1,3

Notes:

- The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- Input Under/overshoot voltage must be $-2\text{ V} > V_i < V_{DDn} + 2\text{ V}$ not to exceed 3.6 V maximum, with a pulse width not to exceed 20% tKC.
- V_{IHQ} (max) is voltage on V_{DDQ} pins plus 0.3 V.

V_{DDQ1} Range Logic Levels

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
V_{DD} Input High Voltage	V_{IH}	$0.6 \cdot V_{DD}$	—	$V_{DD} + 0.3$	V	1
V_{DD} Input Low Voltage	V_{IL}	-0.3	—	$0.3 \cdot V_{DD}$	V	1
V_{DDQ} I/O Input High Voltage	V_{IHQ}	$0.6 \cdot V_{DD}$	—	$V_{DDQ} + 0.3$	V	1,3
V_{DDQ} I/O Input Low Voltage	V_{ILQ}	-0.3	—	$0.3 \cdot V_{DD}$	V	1,3

Notes:

- The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- Input Under/overshoot voltage must be $-2\text{ V} > V_i < V_{DDn} + 2\text{ V}$ not to exceed 3.6 V maximum, with a pulse width not to exceed 20% tKC.
- V_{IHQ} (max) is voltage on V_{DDQ} pins plus 0.3 V.


Recommended Operating Temperatures

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
Ambient Temperature (Commercial Range Versions)	T_A	0	25	70	°C	2
Ambient Temperature (Industrial Range Versions)	T_A	-40	25	85	°C	2


Note:

- The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- Input Under/overshoot voltage must be $-2\text{ V} > V_i < V_{DD} + 2\text{ V}$ not to exceed 3.6 V maximum, with a pulse width not to exceed 20% tKC.

Undershoot Measurement and Timing



Overshoot Measurement and Timing



Capacitance

($T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$, $V_{DD} = 2.5\text{ V}$)

Parameter	Symbol	Test conditions	Typ.	Max.	Unit
Input Capacitance	C_{IN}	$V_{IN} = 0\text{ V}$	4	5	pF
Input/Output Capacitance	$C_{I/O}$	$V_{OUT} = 0\text{ V}$	6	7	pF

Note: These parameters are sample tested.

Package Thermal Characteristics

Rating	Layer Board	Symbol	Max	Unit	Notes
Junction to Ambient (at 200 lfm)	single	$R_{\Theta JA}$	40	°C/W	1,2
Junction to Ambient (at 200 lfm)	four	$R_{\Theta JA}$	24	°C/W	1,2
Junction to Case (TOP)	—	$R_{\Theta JC}$	9	°C/W	3

Notes:


- Junction temperature is a function of SRAM power dissipation, package thermal resistance, mounting board temperature, ambient. Temperature air flow, board density, and PCB thermal resistance.
- SCMI G-38-87
- Average thermal resistance between die and top surface, MIL SPEC-883, Method 1012.1

AC Test Conditions

Parameter	Conditions
Input high level	$V_{DD} - 0.2\text{ V}$
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	$V_{DD}/2$
Output reference level	$V_{DDQ}/2$
Output load	Fig. 1

Notes:

1. Include scope and jig capacitance.
2. Test conditions as specified with output loading as shown in **Fig. 1** unless otherwise noted.
3. Device is deselected as defined by the Truth Table.



DC Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Max
Input Leakage Current (except mode pins)	I_{IL}	$V_{IN} = 0\text{ to }V_{DD}$	$-1\text{ }\mu\text{A}$	$1\text{ }\mu\text{A}$
ZZ and \overline{PE} Input Current	I_{IN1}	$V_{DD} \geq V_{IN} \geq V_{IH}$ $0\text{ V} \leq V_{IN} \leq V_{IH}$	$-1\text{ }\mu\text{A}$ $-1\text{ }\mu\text{A}$	$1\text{ }\mu\text{A}$ $100\text{ }\mu\text{A}$
\overline{FT} , ZQ Input Current	I_{IN2}	$V_{DD} \geq V_{IN} \geq V_{IL}$ $0\text{ V} \leq V_{IN} \leq V_{IL}$	$-100\text{ }\mu\text{A}$ $-1\text{ }\mu\text{A}$	$1\text{ }\mu\text{A}$ $1\text{ }\mu\text{A}$
Output Leakage Current	I_{OL}	Output Disable, $V_{OUT} = 0\text{ to }V_{DD}$	$-1\text{ }\mu\text{A}$	$1\text{ }\mu\text{A}$
Output High Voltage	V_{OH2}	$I_{OH} = -8\text{ mA}$, $V_{DDQ} = 2.3\text{ V}$	$V_{DDQ} - 0.4\text{ V}$	—
Output High Voltage	V_{OH1}	$I_{OH} = -4\text{ mA}$, $V_{DDQ} = 1.6\text{ V}$	$V_{DDQ} - 0.4\text{ V}$	—
Output Low Voltage	V_{OL2}	$I_{OL} = 8\text{ mA}$, $V_{DD} = 2.3\text{ V}$	—	0.4 V
Output Low Voltage	V_{OL1}	$I_{OL} = 4\text{ mA}$, $V_{DD} = 1.6\text{ V}$	—	0.4 V

Operating Currents

Parameter	Test Conditions	Mode	Symbol	-300		-275		-250		-225		-200		Unit		
				0 to 70°C	–40 to 85°C	0 to 70°C	–40 to 85°C	0 to 70°C	–40 to 85°C	0 to 70°C	–40 to 85°C	0 to 70°C	–40 to 85°C			
Operating Current 2.5 V	Device Selected; All other inputs ≥V _{IH} or ≤ V _{IL} Output open	(x72)	Pipeline	420 55	430 55	388 55	398 55	355 55	365 55	325 55	335 55	290 45	300 45	mA		
			Flow Through	285 30	295 30	275 30	285 30	265 30	275 30	255 30	265 30	235 25	245 25		mA	
		(x36)	Pipeline	345 30	355 30	315 30	325 30	290 30	300 30	265 30	275 30	265 30	240 25	250 25		mA
			Flow Through	235 30	245 30	230 30	240 30	215 30	225 30	205 30	215 30	200 25	210 25	210 25	mA	
		(x18)	Pipeline	305 15	315 15	285 15	295 15	260 15	270 15	235 15	245 15	215 15	225 15	200 25		210 25
			Flow Through	210 10	220 10	205 10	215 10	200 10	210 10	190 10	200 10	180 10	190 10	190 10	190 10	mA
Operating Current 1.8 V	Device Selected; All other inputs ≥V _{IH} or ≤ V _{IL} Output open	(x72)	Pipeline	420 50	430 50	388 45	398 45	355 45	365 45	325 40	335 40	290 35	300 35	mA		
			Flow Through	285 30	295 30	275 30	285 30	265 30	275 30	255 30	265 30	235 25	245 25		mA	
		(x36)	Pipeline	345 25	355 25	315 25	325 25	290 25	300 25	265 20	275 20	240 20	250 20	mA		
			Flow Through	235 30	245 30	230 30	240 30	215 30	225 30	205 30	215 30	200 25	210 25		210 25	mA
		(x18)	Pipeline	305 15	315 15	285 15	295 15	260 15	270 15	235 15	245 15	215 10	225 10	200 10	210 10	
			Flow Through	210 10	220 10	205 10	215 10	200 10	210 10	190 10	200 10	180 10	190 10	190 10	190 10	mA
Standby Current	ZZ ≥ V _{DD} – 0.2 V	—	Pipeline	35	45	35	45	35	45	35	45	35	45	mA		
Deselect Current	Device Deselected; All other inputs ≥ V _{IH} or ≤ V _{IL}	—	Flow Through	35	45	35	45	35	45	35	45	35	45		mA	
			Pipeline	95	100	90	95	85	90	80	85	75	80	80		mA
			Flow Through	70	75	70	75	60	65	60	65	50	55	mA		
															mA	

Notes:

1. I_{DD} and I_{DDQ} apply to any combination of V_{DD3} , V_{DD2} , V_{DDQ3} , and V_{DDQ2} operation.
2. All parameters listed are worst case scenario.


AC Electrical Characteristics

	Parameter	Symbol	-300		-275		-250		-225		-200		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Pipeline	Clock Cycle Time	t _{KC}	3.3	—	3.6	—	4.0	—	4.4	—	5.0	—	ns
	Clock to Output Valid	t _{KQ}	—	2.2	—	2.4	—	2.5	—	2.7	—	3.0	ns
	Clock to Output Invalid	t _{KQX}	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
	Clock to Output in Low-Z	t _{LZ} ¹	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
	Setup time	t _S	1.1	—	1.1	—	1.2	—	1.3	—	1.4	—	ns
	Hold time	t _H	0.1	—	0.1	—	0.2	—	0.3	—	0.4	—	ns
Flow Through	Clock Cycle Time	t _{KC}	5.0	—	5.25	—	5.5	—	6.0	—	6.5	—	ns
	Clock to Output Valid	t _{KQ}	—	5.0	—	5.25	—	5.5	—	6.0	—	6.5	ns
	Clock to Output Invalid	t _{KQX}	3.0	—	3.0	—	3.0	—	3.0	—	3.0	—	ns
	Clock to Output in Low-Z	t _{LZ} ¹	3.0	—	3.0	—	3.0	—	3.0	—	3.0	—	ns
	Setup time	t _S	1.4	—	1.4	—	1.5	—	1.5	—	1.5	—	ns
	Hold time	t _H	0.4	—	0.4	—	0.5	—	0.5	—	0.5	—	ns
	Clock HIGH Time	t _{KH}	1.3	—	1.3	—	1.3	—	1.3	—	1.3	—	ns
	Clock LOW Time	t _{KL}	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
	Clock to Output in High-Z	t _{HZ} ¹	1.5	2.3	1.5	2.3	1.5	2.3	1.5	2.5	1.5	3.0	ns
	\overline{G} to Output Valid	t _{OE}	—	2.3	—	2.3	—	2.3	—	2.5	—	3.0	ns
	\overline{G} to output in Low-Z	t _{OLZ} ¹	0	—	0	—	0	—	0	—	0	—	ns
	\overline{G} to output in High-Z	t _{OHZ} ¹	—	2.3	—	2.3	—	2.3	—	2.5	—	3.0	ns
	ZZ setup time	t _{ZZS} ²	5	—	5	—	5	—	5	—	5	—	ns
	ZZ hold time	t _{ZZH} ²	1	—	1	—	1	—	1	—	1	—	ns
	ZZ recovery	t _{ZZR}	20	—	20	—	20	—	20	—	20	—	ns

Notes:


- These parameters are sampled and are not 100% tested.
- ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.

Pipeline Mode Read/Write Cycle Timing





*Note: $\overline{E} = \text{High (False)}$ if $\overline{E}_1 = 1$ or $E_2 = 0$ or $\overline{E}_3 = 1$

Pipeline Mode No-Op, Stall and Deselect Timing




*Note: $\overline{E} = \text{High (False)}$ if $\overline{E}_1 = 1$ or $E_2 = 0$ or $\overline{E}_3 = 1$

Flow Through Mode Read/Write Cycle Timing



*Note: \bar{E} = High (False) if $\bar{E}_1 = 1$ or $E_2 = 0$ or $\bar{E}_3 = 1$

Flow Through Mode No-Op, Stall and Deselect Timing



*Note: \bar{E} = High (False) if $\bar{E}_1 = 1$ or $E_2 = 0$ or $\bar{E}_3 = 1$

JTAG Port Operation

Overview

The JTAG Port on this RAM operates in a manner that is compliant with IEEE Standard 1149.1-1990, a serial boundary scan interface standard (commonly referred to as JTAG). The JTAG Port input interface levels scale with V_{DD} . The JTAG output drivers are powered by V_{DDQ} .

Disabling the JTAG Port

It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless clocked. TCK, TDI, and TMS are designed with internal pull-up circuits. To assure normal operation of the RAM with the JTAG Port unused, TCK, TDI, and TMS may be left floating or tied to either V_{DD} or V_{SS} . TDO should be left unconnected.

JTAG Pin Descriptions

Pin	Pin Name	I/O	Description
TCK	Test Clock	In	Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	Test Mode Select	In	The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. An undriven TMS input will produce the same result as a logic one input level.
TDI	Test Data In	In	The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP Controller state machine and the instruction that is currently loaded in the TAP Instruction Register (refer to the TAP Controller State Diagram). An undriven TDI pin will produce the same result as a logic one input level.
TDO	Test Data Out	Out	Output that is active depending on the state of the TAP state machine. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.

Note:

This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is held high for five rising edges of TCK. The TAP Controller is also reset automatically at power-up.

JTAG Port Registers

Overview

The various JTAG registers, referred to as Test Access Port or TAP Registers, are selected (one at a time) via the sequences of 1s and 0s applied to TMS as TCK is strobed. Each of the TAP Registers is a serial shift register that captures serial input data on the rising edge of TCK and pushes serial data out on the next falling edge of TCK. When a register is selected, it is placed between the TDI and TDO pins.

Instruction Register

The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle, or the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the controller is placed in Test-Logic-Reset state.


Bypass Register

The Bypass Register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAM's JTAG Port to another device in the scan chain with as little delay as possible.

Boundary Scan Register

The Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM's input or I/O pins. The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port's TDO pin. The Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan Register, under the control of the TAP Controller, is loaded with the contents of the RAM's I/O ring when the controller is in Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. SAMPLE-Z, SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register.

JTAG TAP Block Diagram




Identification (ID) Register

The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.

ID Register Contents

	Die Revision Code				Not Used												I/O Configuration				GSI Technology JEDEC Vendor ID Code																Presence Register
Bit #	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
x72	X	X	X	X	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	1	1	0	1	1	0	0	1	1					
x36	X	X	X	X	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	1	0	1	1	0	0	1	1					
x32	X	X	X	X	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	1	1	0	1	1	0	0	1	1					
x18	X	X	X	X	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	1	1	0	1	1	0	0	1	1					
x16	X	X	X	X	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1	1	0	1	1	0	0	1	1					

When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this device is listed in the following table.



When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and are loaded with the default state identified in the Boundary Scan Chain table at the end of this section of the datasheet. Because the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins.

EXTEST

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with all logic 0s. The EXTEST command does not block or override the RAM's input pins; therefore, the RAM's internal state is still determined by its input pins.

Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command. Then the EXTEST command is used to output the Boundary Scan Register's contents, in parallel, on the RAM's data output drivers on the falling edge of TCK when the controller is in the Update-IR state.

Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruction is selected, the state of all the RAM's input and I/O pins, as well as the default values at Scan Register locations not associated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR state, the RAM's output pins drive out the value of the Boundary Scan Register location with which each output pin is associated.

IDCODE

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.

SAMPLE-Z

If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.

RFU

These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.

JTAG TAP Instruction Set Summary

Instruction	Code	Description	Notes
EXTEST	000	Places the Boundary Scan Register between TDI and TDO.	1
IDCODE	001	Preloads ID Register and places it between TDI and TDO.	1, 2
SAMPLE-Z	010	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. Forces all RAM output drivers to High-Z.	1
RFU	011	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
SAMPLE/ PRELOAD	100	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.	1
GSI	101	GSI private instruction.	1
RFU	110	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
BYPASS	111	Places Bypass Register between TDI and TDO.	1

Notes:

1. Instruction codes expressed in binary, MSB on left, LSB on right.
2. Default instruction automatically loaded at power-up and in test-logic-reset state.

JTAG Port Recommended Operating Conditions and DC Characteristics

Parameter	Symbol	Min.	Max.	Unit	Notes
3.3 V Test Port Input High Voltage	V_{IHJ3}	2.0	$V_{DD3} + 0.3$	V	1
3.3 V Test Port Input Low Voltage	V_{ILJ3}	-0.3	0.8	V	1
2.5 V Test Port Input High Voltage	V_{IHJ2}	$0.6 * V_{DD2}$	$V_{DD2} + 0.3$	V	1
2.5 V Test Port Input Low Voltage	V_{ILJ2}	-0.3	$0.3 * V_{DD2}$	V	1
TMS, TCK and TDI Input Leakage Current	I_{INHJ}	-300	1	uA	2
TMS, TCK and TDI Input Leakage Current	I_{INLJ}	-1	100	uA	3
TDO Output Leakage Current	I_{OLJ}	-1	1	uA	4
Test Port Output High Voltage	V_{OHJ}	1.7	—	V	5, 6
Test Port Output Low Voltage	V_{OLJ}	—	0.4	V	5, 7
Test Port Output CMOS High	V_{OHJC}	$V_{DDQ} - 100 \text{ mV}$	—	V	5, 8
Test Port Output CMOS Low	V_{OLJC}	—	100 mV	V	5, 9

Notes:


- Input Under/overshoot voltage must be $-2 \text{ V} > V_i < V_{DDn} + 2 \text{ V}$ not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tTKC.
- $V_{ILJ} \leq V_{IN} \leq V_{DDn}$
- $0 \text{ V} \leq V_{IN} \leq V_{ILJn}$
- Output Disable, $V_{OUT} = 0$ to V_{DDn}
- The TDO output driver is served by the V_{DDQ} supply.
- $I_{OHJ} = -4 \text{ mA}$
- $I_{OLJ} = +4 \text{ mA}$
- $I_{OHJC} = -100 \text{ uA}$
- $I_{OHJC} = +100 \text{ uA}$

JTAG Port AC Test Conditions

Parameter	Conditions
Input high level	2.3 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	1.25 V
Output reference level	1.25 V


Notes:

- Include scope and jig capacitance.
- Test conditions as as shown unless otherwise noted.



* Distributed Test Jig Capacitance

JTAG Port Timing Diagram



JTAG Port AC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
TCK Cycle Time	t_{TKC}	50	—	ns
TCK Low to TDO Valid	t_{TKQ}	—	20	ns
TCK High Pulse Width	t_{TKH}	20	—	ns
TCK Low Pulse Width	t_{TKL}	20	—	ns
TDI & TMS Set Up Time	t_{TS}	10	—	ns
TDI & TMS Hold Time	t_{TH}	10	—	ns

GS8162Z18/36/72A Boundary Scan Chain Order

Order	x72	x36	x18	Bump		
				x72	x36	x18
1	NC = 1			n/a		
2	X			U5	n/a	
3	X			U7	n/a	
4	A3	A10		W5	T3	
5	A11	A11		U6	T4	
6	A6	A12		V7	T5	
7	A2	A13		W7	R6	
8	A10	A14		U8	C5	
9	A5	A15		V8	B5	
10	A4	A16		V9	C6	
11	QE9	QA9	NC = 1	R11	P6	n/a
12	DE9	DA9	PH = 0	R11	P6	n/a
13	QA9	NC = 1		R10	n/a	
14	DA9	PH = 0		R10	n/a	
15	QE5	QA4	NC = 1	W11	P7	n/a
16	DE5	DA4	PH = 0	W11	P7	n/a
17	QA4	NC = 1		P11	n/a	
18	DA4	PH = 0		P11	n/a	
19	QE1	QA3	NC = 1	W10	N7	n/a
20	DE1	DA3	PH = 0	W10	N7	n/a
21	QA8	NC = 1		P10	n/a	
22	DA8	PH = 0		P10	n/a	
23	QE4	QA8	NC = 1	T10	N6	n/a
24	DE4	DA8	PH = 0	T10	N6	n/a
25	QA7	NC = 1		N10	n/a	
26	DA7	PH = 0		N10	n/a	
27	QE8	QA7	NC = 1	T11	M6	n/a
28	DE8	DA7	PH = 0	T11	M6	n/a
29	QA3	NC = 1		N11	n/a	

GS8162Z18/36/72A Boundary Scan Chain Order

Order	x72	x36	x18	Bump		
				x72	x36	x18
30	DA3	PH = 0		N11	n/a	
31	QE3	QA2	QA1	U10	L7	P7
32	DE3	DA2	DA1	U10	L7	P7
33	QA6	NC = 1		M10	n/a	
34	DA6	PH = 0		M10	n/a	
35	QE7	QA6	QA2	U11	L6	N6
36	DE7	DA6	DA2	U11	L6	N6
37	QA2	NC = 1		M11	n/a	
38	DA2	PH = 0		M11	n/a	
39	QE6	QA1	QA3	V11	K7	L6
40	DE6	DA1	DA3	V11	K7	L6
41	QA1	NC = 1		L11	n/a	
42	DA1	PH = 0		L11	n/a	
43	QE2	QA5	QA4	V10	K6	K7
44	DE2	DA5	DA4	V10	K6	K7
45	QA5	NC = 1		L10	n/a	
46	DA5	PH = 0		L10	n/a	
47	ZZ			P6	T7	
48	PH = 0			n/a		
49	NC = 1			K11	J5	
50	QB1		QA5	A10	H7	H6
51	DB1		DA5	A10	H7	H6
52	QF1	NC = 1		J11	n/a	
53	DF1	PH = 0		J11	n/a	
54	QB5		QA6	A11	H6	G7
55	DB5		DA6	A11	H6	G7
56	QF5	NC = 1		J10	n/a	
57	DF5	PH = 0		J10	n/a	
58	QB2		QA7	B10	G7	F6

GS8162Z18/36/72A Boundary Scan Chain Order

Order	x72	x36	x18	Bump		
				x72	x36	x18
59	DB2		DA7	B10	G7	F6
60	QF2	NC = 1		H11	n/a	
61	DF2	PH = 0		H11	n/a	
62	QB3	QB6	QA8	C10	G6	E7
63	DB3	DB6	DA8	C10	G6	E7
64	QF6	NC = 1		H10	n/a	
65	DF6	PH = 0		H10	n/a	
66	QB6	QB7	QA9	B11	F6	D6
67	DB6	DB7	DA9	B11	F6	D6
68	QF7	NC = 1		G10	n/a	
69	DF7	PH = 0		G10	n/a	
70	QB4	QB3	NC = 1	D10	E7	n/a
71	DB4	DB3	PH = 0	D10	E7	n/a
72	QF3	NC = 1		G11	n/a	
73	DF3	PH = 0		G11	n/a	
74	QB7	QB8	NC = 1	C11	E6	n/a
75	DB7	DB8	PH = 0	C11	E6	n/a
76	QF8	NC = 1		F10	n/a	
77	DF8	PH = 0		F10	n/a	
78	QB8	QB4	NC = 1	D11	D7	n/a
79	DB8	DB4	PH = 0	D11	D7	n/a
80	QF4	NC = 1		F11	n/a	
81	DF4	PH = 0		F11	n/a	
82	QB9		NC = 1	E11	D6	n/a
83	DB9		PH = 0	E11	D6	n/a
84	QF9	NC = 1		E10	n/a	
85	DF9	PH = 0		E10	n/a	
86	NC = 1		A19	n/a		T6
87	NC = 1	A9		n/a	A6	

GS8162Z18/36/72A Boundary Scan Chain Order

Order	x72	x36	x18	Bump		
				x72	x36	x18
88	A17	A8		A9	A5	
89	A15	A17		A7	G4	
90	A14	A18		A5	A4	
91	ADV			A6	B4	
92	\overline{G}			D6	F4	
93	PH = 0	\overline{CKE}		n/a	M4	
94	\overline{W}			B6	H4	
95	$\overline{B_H}$	NC = 1		C3	n/a	
96	$\overline{B_C}$	NC = 1		B3	n/a	
97	$\overline{B_F}$	NC = 1		B9	n/a	
98	$\overline{B_A}$	NC = 1		C9	n/a	
99	CK			K3	K4	
100	NC = 1			n/a		
101	NC = 1			n/a		
102	$\overline{E_3}$			A8	B6	
103	$\overline{B_E}$	$\overline{B_A}$		C8	L5	
104	$\overline{B_B}$		NC = 1	B8	G5	n/a
105	$\overline{B_G}$	$\overline{B_C}$	$\overline{B_B}$	B4	G3	
106	$\overline{B_D}$		NC = 1	C4	L3	n/a
107	E2			A4	B2	
108	$\overline{E_1}$			C6	E4	
109	A16	A7		B7	A3	
110	A13	A6		A3	A2	
111	QG9	QC9	NC = 1	E1	D2	n/a
112	DG9	DC9	PH = 0	E1	D2	n/a
113	QC9	NC = 1		E2	n/a	
114	DC9	PH = 0		E2	n/a	
115	QG4	QC4	NC = 1	D2	D1	n/a
116	DG4	DC4	PH = 0	D2	D1	n/a

GS8162Z18/36/72A Boundary Scan Chain Order

Order	x72	x36	x18	Bump		
				x72	x36	x18
117	QC8	NC = 1		F2	n/a	
118	DC8	PH = 0		F2	n/a	
119	QG8	QC3	NC = 1	D1	E1	n/a
120	DG8	DC3	PH = 0	D1	E1	n/a
121	QC4	NC = 1		F1	n/a	
122	DC4	PH = 0		F1	n/a	
123	QG7	QC8	NC = 1	C1	E2	n/a
124	DG7	DC8	PH = 0	C1	E2	n/a
125	QC7	NC = 1		G2	n/a	
126	DC7	PH = 0		G2	n/a	
127	QG3	QC7	NC = 1	C2	F2	n/a
128	DG3	DC7	PH = 0	C2	F2	n/a
129	QC3	NC = 1		G1	n/a	
130	DC3	PH = 0		G1	n/a	
131	QG6	QC2	QB1	B1	G1	D1
132	DG6	DC2	DB1	B1	G1	D1
133	QC6	NC = 1		H2	n/a	
134	DC6	PH = 0		H2	n/a	
135	QG5	QC6	QB2	A1	G2	E2
136	DG5	DC6	DB2	A1	G2	E2
137	QC2	NC = 1		H1	n/a	
138	DC2	PH = 0		H1	n/a	
139	QG2	QC1	QB3	B2	H1	G2
140	DG2	DC1	DB3	B2	H1	G2
141	QC1	NC = 1		J1	n/a	
142	DC1	PH = 0		J1	n/a	
143	QG1	QC5	QB4	A2	H2	H1
144	DG1	DC5	DB4	A2	H2	H1
145	QC5	NC = 1		J2	n/a	

GS8162Z18/36/72A Boundary Scan Chain Order

Order	x72	x36	x18	Bump		
				x72	x36	x18
146	DC5	PH = 0		J2	n/a	
147	\overline{FT}			L6	R5	
148	NC = 1			K9	J3	
149	NC = 1	PH = 0		n/a		
150	QD2	QD1	QB5	V2	K1	K2
151	DD2	DD1	DB5	V2	K1	K2
152	QH1	NC = 1		L1	n/a	
153	DH1	PH = 0		L1	n/a	
154	QD1	QD5	QB6	W2	K2	L1
155	DD1	DD5	DB6	W2	K2	L1
156	QH5	NC = 1		L2	n/a	
157	DH5	PH = 0		L2	n/a	
158	QD5	QD2	QB7	W1	L1	M2
159	DD5	DD2	DB7	W1	L1	M2
160	QH2	NC = 1		M1	n/a	
161	DH2	PH = 0		M1	n/a	
162	QD6		QB8	V1	L2	N1
163	DD6		DB8	V1	L2	N1
164	QH6	NC = 1		M2	n/a	
165	DH6	PH = 0		M2	n/a	
166	QD7		QB9	U1	M2	P2
167	DD7		DB9	U1	M2	P2
168	QH4	NC = 1		P1	n/a	
169	DH4	PH = 0		P1	n/a	
170	QD3		NC = 1	U2	N1	n/a
171	DD3		PH = 0	U2	N1	n/a
172	QH7	NC = 1		N2	n/a	
173	DH7	PH = 0		N2	n/a	
174	QD4	QD8	NC = 1	T2	N2	n/a

GS8162Z18/36/72A Boundary Scan Chain Order


Order	x72	x36	x18	Bump		
				x72	x36	x18
175	DD4	DD8	PH = 0	T2	N2	n/a
176	QH3	NC = 1		N1	n/a	
177	DH3	PH = 0		N1	n/a	
178	QD8	QD4	NC = 1	T1	P1	n/a
179	DD8	DD4	PH = 0	T1	P1	n/a
180	QH8	NC = 1		P2	n/a	
181	DH8	PH = 0		P2	n/a	
182	QD9		NC = 1	R1	P2	n/a
183	DD9		PH = 0	R1	P2	n/a
184	QH9	NC = 1		R2	n/a	
185	DH9	PH = 0		R2	n/a	
186	$\overline{\text{LBO}}$			T6	R3	
187	A9	A5		V3	C2	
188	A12	A4		U4	B3	
189	A8	A3		V4	C3	
190	A7	A2		V5	R2	
191	A1			V6	N4	
192	A0			W6	P4	
193	ZQ			F6	D4	
194	$\overline{\text{G}}$			D6	F4	

Notes:

- Depending on the package, some input pads of the scan chain may not be connected to any external pin. In such case: $\overline{LBO} = 1$, $ZQ = 1$, $\overline{PE} = 0$, $\overline{SD} = 0$, $ZZ = 0$, $\overline{FT} = 1$, and $SCD = 1$.
- Every DQ pad consists of two scan registers—D is for input capture, and Q is for output capture.
- A single register (#194) for controlling tristate of all the DQ pins is at the end of the scan chain (i.e., the last bit shifted in this tristate control is effective after JTAG EXTEST instruction is executed.
- 1 = no connect, internally set to logic value 1
- 0 = no connect, internally set to logic value 0
- X = no connect, value is undefined

209 BGA Package Drawing (Package C)

14 mm x 22 mm Body, 1.0 mm Bump Pitch, 11 x 19 Bump Array



Symbol	Min	Typ	Max	Units
A			1.70	mm
A1	0.40	0.50	0.60	mm
Øb	0.50	0.60	0.70	mm
c	0.31	0.36	0.38	mm
D	21.9	22.0	22.1	mm
D1		18.0 (BSC)		mm
E	13.9	14.0	14.1	mm
E1		10.0 (BSC)		mm
e		1.00 (BSC)		mm
aaa		0.15		mm
Rev 1.0				

TOP VIEW

A1 CORNER

1 2 3 4 5 6 7 8 9 10 11

A B C D E F G H I J K L M N P R

BOTTOM VIEW

A1 CORNER

11 10 9 8 7 6 5 4 3 2 1

A B C D E F G H I J K L M N P R

Ø0.10 (C) Ø0.25 (C) A B

Ø0.40~0.50 (165x)

15±0.07

14.0

1.0

1.0

10.0

13±0.07

0.25±0.05

0.25±0.05


0.25-0.40

1.20 MAX.


SEATING PLANE

0.20 (4x)


Package Dimensions—119-Pin PBGA (Package B)



Top View



Bottom View



Side View

Package Dimensions—119-Pin PBGA

Symbol	Description	Min.	Nom.	Max
A	Width	13.9	14.0	14.1
B	Length	21.9	22.0	22.1
C	Package Height (excluding ball)	1.73	1.86	1.99
D	Ball Size	0.60	0.75	0.90
E	Ball Height	0.50	0.60	0.70
F	Package Height (including balls)	1.16	1.26	1.36
G	Width between Balls		1.27	
K	Package Height above board	0.65	0.70	0.75
R	Width of package between balls		7.62	
S	Length of package between balls		20.32	
T	Variance of Ball Height		0.15	

Unit: mm

BPR 1999.05.18

Ordering Information—GSI NBT Synchronous SRAM

Org	Part Number ¹	Type	Package	Speed ² (MHz/ns)	T _A ³	Status
1M x 18	GS8162Z18AB-300	NBT Pipeline/Flow Through	119 BGA	300/4.5	C	
1M x 18	GS8162Z18AB-275	NBT Pipeline/Flow Through	119 BGA	275/5.3	C	
1M x 18	GS8162Z18AB-250	NBT Pipeline/Flow Through	119 BGA	250/6	C	
1M x 18	GS8162Z18AB-225	NBT Pipeline/Flow Through	119 BGA	225/6.5	C	
1M x 18	GS8162Z18AB-200	NBT Pipeline/Flow Through	119 BGA	200/7.5	C	
512K x 36	GS8162Z36AB-300	NBT Pipeline/Flow Through	119 BGA	300/4.5	C	
512K x 36	GS8162Z36AB-275	NBT Pipeline/Flow Through	119 BGA	275/5.3	C	
512K x 36	GS8162Z36AB-250	NBT Pipeline/Flow Through	119 BGA	250/6	C	
512K x 36	GS8162Z36AB-225	NBT Pipeline/Flow Through	119 BGA	225/6.5	C	
512K x 36	GS8162Z36AB-200	NBT Pipeline/Flow Through	119 BGA	200/7.5	C	
1M x 18	GS8162Z18AD-300	NBT Pipeline/Flow Through	165 BGA	300/4.5	C	
1M x 18	GS8162Z18AD-275	NBT Pipeline/Flow Through	165 BGA	275/5.3	C	
1M x 18	GS8162Z18AD-250	NBT Pipeline/Flow Through	165 BGA	250/6	C	
1M x 18	GS8162Z18AD-225	NBT Pipeline/Flow Through	165 BGA	225/6.5	C	
1M x 18	GS8162Z18AD-200	NBT Pipeline/Flow Through	165 BGA	200/7.5	C	
512K x 36	GS8162Z36AD-300	NBT Pipeline/Flow Through	165 BGA	300/4.5	C	
512K x 36	GS8162Z36AD-275	NBT Pipeline/Flow Through	165 BGA	275/5.3	C	
512K x 36	GS8162Z36AD-250	NBT Pipeline/Flow Through	165 BGA	250/6	C	
512K x 36	GS8162Z36AD-225	NBT Pipeline/Flow Through	165 BGA	225/6.5	C	
512K x 36	GS8162Z36AD-200	NBT Pipeline/Flow Through	165 BGA	200/7.5	C	
256K x 72	GS8162Z72AC-300	NBT Pipeline/Flow Through	209 BGA	300/4.5	C	
256K x 72	GS8162Z72AC-275	NBT Pipeline/Flow Through	209 BGA	275/5.3	C	
256K x 72	GS8162Z72AC-250	NBT Pipeline/Flow Through	209 BGA	250/6	C	
256K x 72	GS8162Z72AC-225	NBT Pipeline/Flow Through	209 BGA	225/6.5	C	
256K x 72	GS8162Z72AC-200	NBT Pipeline/Flow Through	209 BGA	200/7.5	C	
1M x 18	GS8162Z18AB-300I	NBT Pipeline/Flow Through	119 BGA	300/4.5	I	Not Available
1M x 18	GS8162Z18AB-275I	NBT Pipeline/Flow Through	119 BGA	275/5.3	I	
1M x 18	GS8162Z18AB-250I	NBT Pipeline/Flow Through	119 BGA	250/6	I	
1M x 18	GS8162Z18AB-225I	NBT Pipeline/Flow Through	119 BGA	225/6.5	I	
1M x 18	GS8162Z18AB-200I	NBT Pipeline/Flow Through	119 BGA	200/7.5	I	

Notes:

- Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS8162Z36AB-200IT.
- The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.
- T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.
- GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (www.gsistechnology.com) for a complete listing of current offerings

Org	Part Number ¹	Type	Package	Speed ² (MHz/ns)	T _A ³	Status
512K x 36	GS8162Z36AB-300I	NBT Pipeline/Flow Through	119 BGA	300/4.5	I	Not Available
512K x 36	GS8162Z36AB-275I	NBT Pipeline/Flow Through	119 BGA	275/5.3	I	
512K x 36	GS8162Z36AB-250I	NBT Pipeline/Flow Through	119 BGA	250/6	I	
512K x 36	GS8162Z36AB-225I	NBT Pipeline/Flow Through	119 BGA	225/6.5	I	
512K x 36	GS8162Z36AB-200I	NBT Pipeline/Flow Through	119 BGA	200/7.5	I	
1M x 18	GS8162Z18AD-300I	NBT Pipeline/Flow Through	165 BGA	300/4.5	I	Not Available
1M x 18	GS8162Z18AD-275I	NBT Pipeline/Flow Through	165 BGA	275/5.3	I	
1M x 18	GS8162Z18AD-250I	NBT Pipeline/Flow Through	165 BGA	250/6	I	
1M x 18	GS8162Z18AD-225I	NBT Pipeline/Flow Through	165 BGA	225/6.5	I	
1M x 18	GS8162Z18AD-200I	NBT Pipeline/Flow Through	165 BGA	200/7.5	I	
512K x 36	GS8162Z36AD-300I	NBT Pipeline/Flow Through	165 BGA	300/4.5	I	
512K x 36	GS8162Z36AD-275I	NBT Pipeline/Flow Through	165 BGA	275/5.3	I	
512K x 36	GS8162Z36AD-250I	NBT Pipeline/Flow Through	165 BGA	250/6	I	
512K x 36	GS8162Z36AD-225I	NBT Pipeline/Flow Through	165 BGA	225/6.5	I	
512K x 36	GS8162Z36AD-200I	NBT Pipeline/Flow Through	165 BGA	200/7.5	I	
256K x 72	GS8162Z72AC-300I	NBT Pipeline/Flow Through	209 BGA	300/4.5	I	Not Available
256K x 72	GS8162Z72AC-275I	NBT Pipeline/Flow Through	209 BGA	275/5.3	I	
256K x 72	GS8162Z72AC-250I	NBT Pipeline/Flow Through	209 BGA	250/6	I	
256K x 72	GS8162Z72AC-225I	NBT Pipeline/Flow Through	209 BGA	225/6.5	I	
256K x 72	GS8162Z72AC-200I	NBT Pipeline/Flow Through	209 BGA	200/7.5	I	

Notes:

- Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS8162Z36AB-200IT.
- The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.
- T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.
- GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (www.gsistechnology.com) for a complete listing of current offerings

18Mb Synchronous NBT SRAM Datasheet Revision History

DS/DateRev. Code: Old; New	Types of Changes Format or Content	Page;Revisions;Reason
GS8162Z18A_r1		<ul style="list-style-type: none"> • Creation of new datasheet
8162Z18A_r1; 8162Z18_r1_01	Content	<ul style="list-style-type: none"> • Updated Flow Through power numbers in table on page 1 and Operating Currents table • Updated Pipeline and Flow Through numbers in AC Characteristics table • Added 165-bump BGA package, pinout, and pinout description • Removed ByteSafe pins and references • Updated ZZ timing diagram • Updated AC Test Conditions table and removed Output Load 2 diagram