

GLT725608/08L

Ultra High Performance 32K x 8 Bit CMOS Static RAM

FEATURES

- ◆ 32K x 8-bit organization
- ♦ Very high speed -10,12,15, 20 ns.
- ◆ Low standby power
 - Maximum 100 µA for GLT725608L
 - GLT725608L also provides minimum 2 V data retention.
- ◆ Fully static operation

- ♦ 5 V ±10% power supply
- ◆ TTL compatible I/O
- ◆ Three state output
- ◆ Chip enable for simple memory expansion.
- ◆ Available in 28-Pin 600 mil plastic DIP, 300 mil plastic DIP, 300 mil SOJ, 28-Pin TSOP and 330 mil SOP Packages

GENERAL DESCRIPTION

GLT725608 and GLT725608L are high performance 256K bit static random access memory organized as 32K by 8 bits and operate at a single 5 volt supply. Fabricated with G-Link Technology's very advanced CMOS sub-micron technology, GLT725608, GLT725608L offer a combination of features: very high speed and very low stand-by current. In addition, this device also supports easy mem-

ory expansion with an active LOW chip enable (\overline{CE}) as well as an active LOW output enable (\overline{OE}) and three state outputs.

The lower power version, GLT725608L also provides typical 1 μ A data retention current at minimum 2 V data retention voltage.

FUNCTIONAL BLOCK DIAGRAM




Figure 1. GLT725608 Block Diagram

Signal Descriptions

Symbol	Description
A[14:0]	Address Inputs
CE	Chip Enable Input
<u>OE</u>	Output Enable Input
WE	Write Enable Input
1/0[7:0]	Data Input and Data Output
V _{CC}	+5 V Power Supply
GND	Ground

Truth Table

Mode	WE	CE	ŌĒ	I/O Operation	V _{CC} Current
Not Selected (Power Down)	Х	Н	Х	High Z	I _{CCSB} , I _{CCSB1}
Output Disabled	Н	L	Н	High Z	I _{CC}
Read	Н	L	L	D _{OUT}	I _{CC}
Write	L	L	Х	D _{IN}	I _{CC}

ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings [1]

Parameter	Ratings	Unit
Ambient Temperature Under Bias	-10°C to +80	°C
Storage Temperature (plastic)	-55°C to +125	°C
Voltage Relative to GND	-0.5 V to +7.0	V
Data Output Current	50	mA
Power Dissipation	1.0	W

Stresses greater than those listed under ABSOLUTE MAXIMUM RATING may cause permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.

Capacitance ($T_A = 25^{\circ}C, f = 1.0 \text{ MHZ}$)

Symbol	Parameter	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0 V	8	pF
C _{I/O}	Input/Output Capacitance	V _{I/0} = 0 V	10	pF

DC Characteristics [1]

			-10 -12		-12	-15		-20			
Symbol	Parameter	Test Conditions	Min	Max	Min	Max	Min	Max	Min	Max	Unit
V _{IL}	Guaranteed Input Low Voltage ^[2]		-0.3	+0.8	-0.3	+0.8	-0.3	+0.8	-0.3	+0.8	V
V _{IH}	Guaranteed Input High Voltage ^[2]		2.2	V _{CC} +0.3	2.2	V _{CC} +0.3	2.2	V _{CC} +0.3	2.2	V _{CC} +0.3	V
I _{LI}	Input Leakage Current	$V_{CC} = Max$, $V_{IN} = 0$ V to V_{CC}	-5	5	-5	5	-5	5	-5	5	μA
I _{LO}	Output Leakage Current	$V_{CC} = Max, \overline{CE} \ge V_{IH}$	-5	5	-5	5	-5	5	-5	5	μА
V _{OL}	Output Low Voltage	V _{CC} = Min, I _{OL} = 8 mA	_	0.4	-	0.4	-	0.4	-	0.4	٧
V _{OH}	Output High Voltage	V _{CC} = Min, I _{OH} = -4 mA	2.4	-	2.4	-	2.4	-	2.4	-	٧
ICC	Operating Power Supply Current	$V_{CC} = Max$, $\overline{CE} \le V_{IL}$, $I_{I/0} = 0$ mA, $F = F_{max}$ [3]	_	190	_	160	_	150	_	120	mA
I _{CCSB}	Standby Power Supply Current	$V_{CC} = Max$, $\overline{CE} \ge V_{IH}$, $I_{I/O} = 0$ mA, $F = F_{max}$ [3]	_	70	-	40	_	30	_	20	mA
I _{CCSB1}	Power Down Power Supply Current	$V_{CC} = Max, \overline{CE} \ge V_{CC} - 0.2 \text{ V}, V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	_	20	-	10	_	10	_	10	mA
	L version only			_		100		100		100	μА

^{1.} Typical characteristics are at V_{CC} = 5 V, TA = 25

^{2.} These are absolute values with reject to device ground and all overshoots due to system or tester noise are included.

^{3.} $F_{MAX} = 1/t_{RC}$.

Data Retention (L version only)

Symbol	Parameter	Test Conditions	Min	Typ ^[1])	Max	Unit
V_{DR}	V _{CC} for Data retention	$ \overline{CE} \geq V_{CC} -0.2 \text{ V, } V_{IN} \geq V_{CC} -0.2 \text{ V} $ or $V_{IN} \leq 0.2 \text{ V} $	2.0	-	5.5	V
I _{CCDR} [1]	Data Retention Current	V _{DR} = 2.0 V		-	30	μΑ
		V _{DR} = 3.0 V			50	μΑ
t _{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform	0	-	-	ns
t _R	Operating Recovery Time		t _{RC} ^[2]	-	-	ns

- 1. $\overline{\text{CE}} \ge V_{DR}$ -0.2 V, $V_{IN} \ge V_{DR}$ -0.2 V or $V_{IN} \le 0.2$ V.
- 2. t_{RC} = Read Cycle Time.




Figure 2. Low V_{CC} Data Retention Waveform (CE Controlled)

AC Test Conditions

Parameter	Rating
Input pulse levels	0V to 3.0V
Input rise and fall times	3 ns
Input and Output Timing Reference level	1.5 V




Figure 3. AC Test Loads and Waveforms

AC Characteristics - Read Cycle (over the commercial operating range)


JEDEC			-10	[1]	-1	12	-1	15	-2	20	
Symbol	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{AVAX}	t _{RC}	Read Cycle Time	10	-	12	_	15	-	20	-	ns
t _{AVQV}	t _{AA}	Address Access Time	-	10	-	12	-	15	-	20	ns
t _{E1LQV}	t _{ACS}	Chip Select Access Time, CE	-	10	-	12	-	15	-	20	ns
t _{GLQV}	t _{OE}	Output Enable to Output Valid	-	5	-	5	_	6	-	8	ns
t _{E1LQX}	t _{CLZ}	Chip Select to Output Low Z, CE	3	_	3	_	3	-	3	_	ns
t _{GLQX}	t _{OLZ}	Output Enable to Output in Low Z	0	_	3	_	3	-	3	_	ns
t _{E1HQZ}	t _{CHZ}	Chip Deselect to Output in High Z, CE	-	7	-	7	_	8	-	10	ns
t _{GHQZ}	t _{OHZ}	Output Disable to Output in High Z	-	6	_	6	_	6	-	-8	ns
t _{AXQX}	t _{OH}	Output Hold from Address Change	3	_	3	_	3	_	3	-	ns

^{1.} GLT725609 Standard power only.

AC Characteristics - Write Cycle (over the commercial operating range)


JEDEC			-10) ^[1]	-1	12	-1	15	-2	20	
Symbol	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
t _{AVAX}	t _{WC}	Write Cycle Time	10	_	12	-	15	-	20	-	ns
t _{E1LWH}	t _{CW}	Chip Select to End of Write	10	-	10	-	12	-	15	-	ns
t _{AVWL}	t _{AS}	Address Set up Time	0	_	0	-	0	-	0	_	ns
t _{AVWH}	t _{AW}	Address Valid to End of Write	10	_	10	_	12	_	15	_	ns
t _{WLWH}	t _{WP}	Write Pulse Width	8	-	10	-	12	-	15	_	ns
t _{WHAX}	t _{WR1}	Write Recovery Time, WE	0	_	0	-	0	-	0	_	ns
t _{E2LAX}	t _{WR2}	Write Recovery Time, CE	0	_	0	-	0	-	0	_	ns
t _{WLQZ}	t _{WHZ}	Write to Output in High Z	-	6	-	7	-	8	-	10	ns
t _{DVWH}	t _{DW}	Data to Write Time Overlap	6	_	6	-	7	-	8	_	ns
t _{WHDX}	t _{DH}	Data Hold from Write Time	0	_	0	-	0	-	0	_	ns
t _{WHQX}	t _{OW}	End of Write to Output Active	0	_	3	-	3	-	3	-	ns


^{1.} GLT725609 Standard power only.



- WE is high for READ Cycle.
 Device is continuously selected CE ≤ V_{IL} and CE 2 ≥ V_{IH}.
 Address valid prior to or coincident with CE 1 transition low and/or CE transition high.
 TE ≤ V_{IL}
- 5. Transition is measured \pm 200 mV from steady state with C_L = 5 pF.

Figure 4. Read Cycle Timing





- 1. WE must be high during address transitions.
- The internal write time of the memory is defined by the overlap $\overline{\text{CE}}$ 1 active and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.

- TWR is measured from the earlier of $\overline{\text{CE}}$ 1 or $\overline{\text{WE}}$ going high or $\overline{\text{CE}}$ 2 going low at the end of write cycle.

 During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.

 If the $\overline{\text{CE}}$ 1 low transition or the $\overline{\text{CE}}$ 2 high transition occurs simultaneously with the $\overline{\text{WE}}$ low transition or after the $\overline{\text{WE}}$ transition, outputs remain in high impedance state. \overline{OE} is continuously low $(\overline{OE} = V_{IL})$. D_{OUT} is the same phase of write data of this write cycle.

- D_{OLIT} is the read data of next address.
 If CE 1 is low and CE 2 is high during this period, I/O pins are in the output state. Then the data input signals of the opposite phase to the outputs must not be
- 10. Transition is measured \pm 200 mV from steady state with C_L = 5 pF. 11. t_{CW} is measured from the later of \overline{CE} 1 going low or \overline{CE} 2 going high to the end of write.

Figure 5. Write Cycle Timing

PACKAGING INFORMATION




Figure 6. 28-Pin PDIP, SOJ and SOP Pin Assignment






Figure 7. 28-Pin TSOP Pin Assignment









Figure 8. 28-Pin 300 mil SOJ Package Dimensions

0.087 ± 0.005







Figure 9. 28-Pin 300 mil PDIP Package Dimensions







Figure 10. 28-Pin 600 mil PDIP Package Dimensions






Figure 11. 28-Pin (8 x 13.4 mm) TSOP (Type I) Package Dimensions





Figure 12. 28-Pin (8 x 20 mm) TSOP (Type I) Package Dimensions






Figure 13. 28-Pin 330 mil SOP Package Outline

ORDERING INFORMATION

Part Number	Speed	Power	Package
GLT725608-12T	12 ns	Normal	28-Pin SDIP
GLT725608-15T	15 ns	Normal	28-Pin SDIP
GLT725608-20T	20 ns	Normal	28-Pin SDIP
GLT725608-12J3	12 ns	Normal	28-Pin 300 mil SOJ
GLT725608-15J3	15 ns	Normal	28-Pin 300 mil SOJ
GLT725608-20J3	20 ns	Normal	28-Pin 300 mil SOJ
GLT725608-10TS	10 ns	Normal	28-Pin TSOP (Type I)
GLT725608-12T	12 ns	Mix Voltage	28-Pin SDIP
GLT725608-15T	15 ns	Mix Voltage	28-Pin SDIP
GLT725608-20T	20 ns	Mix Voltage	28-Pin SDIP
GLT725608-12J3	12 ns	Mix Voltage	28-Pin 300 mil SOJ
GLT725608-15J3	15 ns	Mix Voltage	28-Pin 300 mil SOJ
GLT725608-20J3	20n s	Mix Voltage	28-Pin 300 mil SOJ



www.glinktech.com

G-LINK Technology

1753 South Main Street Milpitas, California, 95035, USA TEL: 408-240-1380 • FAX: 408-240-1385

G-LINK Technology Corporation, Taiwan

6F, No. 24-2, Industry E. Rd. IV Science-Based Industrial Park Hsin Chu, Taiwan, R.O.C.

TEL: 03-578-2833 • FAX: 03-578-5820

© 2001 G-LINK Technology

All rights reserved. No part of this document may be copied or reproduced in any form or by any means or transferred to any third party without the prior written consent of G-LINK Technology.

Circuit diagrams utilizing G-LINK products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for design purposes is not necessarily given.

 $\hbox{G-LINK Technology reserves the right to change products or specifications without notice.}\\$

The information contained in this document does not convey any license under copyrights, patent rights or trademarks claimed and owned by G-LINK or its subsidiaries. G-LINK assumes no liability for G-LINK applications assistance, customer's product design, or infringement of patents arising from use of semiconductor devices in such systems' designs. Nor does G-LINK warrant or represent that any patent right, copyright, or other intellectual property right of G-LINK covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

G-LINK Technology's products are not authorized for use in life support devices or systems. Life support devices or systems are device or systems which are: a) intended for surgical implant into the human body and b) designed to support or sustain life; and when properly used according to label instructions, can reasonably be expected to cause significant injury to the user in the event of failure.

The information contained in this document is believed to be entirely accurate. However, G-LINK Technology assumes no responsibility for inaccuracies.