

Features :

- * 4,194,304 words by 4 bits organization.
- * Fast access time and cycle time
- * Low power dissipation.
- * Read-Modify-Write, $\overline{\text{RAS}}$ -Only Refresh, $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh, Hidden Refresh.
- * 2,048 refresh cycles per 32ms.
- * Available in 300 mil 26(24) SOJ and TSOPII.
- * 2.5V $\pm$ 0.2V Vcc Power Supply voltage.
- * All inputs and Outputs are LVTTTL compatible.
- * Extended Data-Out (EDO) Page access cycle.
- * Self-refresh Capability. (S-Version).


Description :

The GLT4160M04 is a high-performance CMOS dynamic random access memory containing 16,777,216 bits organized in a x4 configuration. The GLT4160M04 offers page cycle access with Extended Data Output. The GLT4160M04 has 11 row- and 11 column-addresses, and accepts 2048-cycle refresh in 32 ms.

The GLT4160M04 provides EDO PAGE MODE operation which allows for fast data access within a row-address defined boundary, up to 2048 x 4 bits with cycle times as short as 25ns.


HIGH PERFORMANCE	60	70	80
Max. $\overline{\text{RAS}}$ Access Time, (t_{RAC})	60 ns	70 ns	80 ns
Max. Column Address Access Time, (t_{AA})	30 ns	35 ns	40 ns
Min. Extended Data Out Page Mode Cycle Time, (t_{PC})	25 ns	30 ns	35 ns
Min. Read/Write Cycle Time, (t_{RC})	104 ns	124 ns	144 ns
Max. $\overline{\text{CAS}}$ Access Time (t_{CAC})	15 ns	20 ns	20 ns

Pin Configuration :



Pin Descriptions:

Name	Function
A ₀ - A ₁₀	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
OE	Output Enable
DQ ₀ - DQ ₃	Data Inputs / Outputs
V _{CC}	+2.5V Power Supply
V _{SS}	Ground
NC	No Connection



Capacitance*

Symbol	Parameter	Max.	Unit
C _{IN1}	Address Input	5	pF
C _{IN2}	$\overline{\text{RAS}}, \overline{\text{CAS}}, \overline{\text{WE}}, \overline{\text{OE}}$	7	pF
C _{OUT}	Data Input/Output	7	pF

*Note: Capacitance is sampled and not 100% tested

- All voltages are referenced to GND.
- After power up, wait more than 200μs and then, execute eight $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ or $\overline{\text{RAS}}$ -only refresh cycles as dummy cycles to initialize internal circuit.

The block diagram illustrates the internal architecture of the 24C02 memory. Key components and their interconnections are as follows:

- Inputs:** $\overline{WE}$, $\overline{CAS}$, A_0 through A_{10} , and $\overline{RAS}$.
- Internal Blocks:**
 - NO.1 CLOCK GENERATOR** and **NO.2 CLOCK GENERATOR** receive $\overline{WE}$ and $\overline{CAS}$ signals.
 - COLUMN-ADDRESS BUFFER(11)** receives A_0 through A_{10} and provides an 11-bit signal to the **COLUMN DECODER**.
 - REFRESH CONTROLLER** and **REFRESH COUNTER** are connected to A_0 through A_{10} .
 - ROW ADDRESS BUFFERS(11)** receive A_0 through A_{10} and provide an 11-bit signal to the **ROW DECODER**.
 - DATA-IN BUFFER** and **DATA-OUT BUFFER** are connected to $\overline{WE}$, $\overline{CAS}$, and the **DATA IN/OUT** pins.
 - COLUMN DECODER** provides a 2048-bit signal to the **SENSE AMPLIFIERS I/O GATING**.
 - SENSE AMPLIFIERS I/O GATING** provides a 2048-bit signal to the **2048 x 1024 x 4 MEMORY ARRAY**.
 - ROW DECODER** provides a 2048-bit signal to the **2048 x 1024 x 4 MEMORY ARRAY**.
- Outputs:** DQ_0 , DQ_1 , DQ_2 , DQ_3 , and $\overline{OE}$.
- Power:** V_{DD} and V_{SS} are indicated at the bottom right.

Truth Table:

Function		RAS	CAS	WE	OE	ADDRESS		DATA-IN/OUT
						t _R	t _C	DQ1-DQ4
Standby		H	H→X	X	X	X	X	High-Z
READ		L	L	H	L	ROW	COL	Data-Out
EARLY WRITE		L	L	L	X	ROW	COL	Data-In
READ WRITE		L	L	H→L	L→H	ROW	COL	Data-Out,Data-In
EDO-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Data-Out
	2nd cycle	L	H→L	H	L	n/a	COL	Data-Out
EDO-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Data-In
	2nd cycle	L	H→L	L	X	n/a	COL	Data-In
EDO-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out,Data-In
	2nd cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out,Data-In
RAS -ONLY REFRESH		L	H	X	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	X	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	X	High-Z
SELF REFRESH		H→L	L	H	X	X	X	High-Z

DC and Operating Characteristics (1-2)

$T_A = 0^\circ\text{C}$ to 70°C , -20°C to 85°C $V_{CC}=2.5\text{V}\pm 0.2\text{V}$, $V_{SS}=0\text{V}$, unless otherwise specified.

Sym.	Parameter	Test Conditions	Access Time	Min.	Typ	Max.	Unit	Notes
I_{LI}	Input Leakage Current (any input pin)	$0\text{V} \leq V_{IN} \leq V_{CC}+0.3\text{V}$ (All other pins not under test= 0V)		-5		+5	μA	
I_{LO}	Output Leakage Current (for High-Z State)	$0\text{V} \leq V_{out} \leq V_{CC}$ Output is disabled (Hiz)		-5		+5	μA	
I_{CC1}	Operating Current, Random READ/WRITE	$t_{RC} = t_{RC}(\text{min.})$	$t_{RAC} = 60\text{ns}$ $t_{RAC} = 70\text{ns}$ $t_{RAC} = 80\text{ns}$			80 70 60	mA	1,2
I_{CC2}	Standby Current, (TTL)	$\overline{\text{RAS}}, \overline{\text{CAS}}$ at V_{IH} other inputs $\geq V_{SS}$				1	mA	
I_{CC3}	Refresh Current, $\overline{\text{RAS}}$ -Only	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ at V_{IH} $t_{RC} = t_{RC}(\text{min.})$	$t_{RAC} = 60\text{ns}$ $t_{RAC} = 70\text{ns}$ $t_{RAC} = 80\text{ns}$			80 70 60	mA	2
I_{CC4}	Operating Current, EDO Page Mode	$\overline{\text{RAS}}$ at V_{IL} , $\overline{\text{CAS}}$ address cycling: $t_{PC}=t_{PC}(\text{min.})$	$t_{RAC} = 60\text{ns}$ $t_{RAC} = 70\text{ns}$ $t_{RAC} = 80\text{ns}$			80 70 60	mA	1,2
I_{CC5}	Refresh Current, $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$	$\overline{\text{RAS}}, \overline{\text{CAS}}$ address cycling: $t_{RC}=t_{RC}(\text{min.})$	$t_{RAC} = 60\text{ns}$ $t_{RAC} = 70\text{ns}$ $t_{RAC} = 80\text{ns}$			80 70 60	mA	1
I_{CC6}	Standby Current, (CMOS)	$\overline{\text{RAS}} \geq V_{CC}-0.2\text{V}$, $\overline{\text{CAS}} \geq V_{CC}-0.2\text{V}$, All other inputs V_{SS}				200	μA	1
I_{CC7}	Self refresh Current	$\overline{\text{RAS}} = \overline{\text{CAS}} = 0.2\text{V}$, $\overline{\text{WE}} = \overline{\text{OE}} = A_0 \sim A_{10} = V_{CC}-0.2\text{V}$ or 0.2V $DQ_0 \sim DQ_3 = V_{CC}-0.2\text{V}, 0.2\text{V}$ or Open				200	μA	
V_{IL}	Input Low Voltage			-0.3		+0.8	V	3
V_{IH}	Input High Voltage			2.0		$V_{CC}+0.3$	V	4
V_{OL}	Output Low Voltage	$I_{OL} = 2\text{mA}$				0.4	V	
V_{OH}	Output High Voltage	$I_{OH} = -2\text{mA}$		1.8			V	

Notes:

- I_{CC} is dependent on output loading when the device output is selected. Specified $I_{CC}(\text{max.})$ is measured with the output open.
- I_{CC} is dependent upon the number of address transitions specified $I_{CC}(\text{max.})$ is measured with a maximum of one transition per address cycle in random Read/Write and EDO Fast Page Mode.
- Specified $V_{IL}(\text{min.})$ is steady state operation. During transitions $V_{IL}(\text{min.})$ may undershoot to -0.9V for a period not to exceed 10ns. All AC parameters are measured with $V_{IL}(\text{min.}) \geq V_{SS}$ and $V_{IH}(\text{max.}) \leq V_{CC}$.
- Specified $V_{IH}(\text{max.})$ is steady state operation. During transitions $V_{IH}(\text{max.})$ may overshoot to $V_{CC}+0.9\text{V}$ for a period not to exceed 10ns. All AC parameters are measured with $V_{IL}(\text{min.}) \geq V_{SS}$ and $V_{IH}(\text{max.}) \leq V_{CC}$.

AC Characteristics

$T_A = 0^\circ\text{C}$ to 70°C , -20°C to 85°C $V_{CC} = 2.5\text{ V} \pm 0.2\text{V}$, $V_{IH}/V_{IL} = 2.0/0.8\text{ V}$, $V_{OH}/V_{OL} = 1.6/0.6\text{V}$

An initial pause of 200 μs and 8 CAS-before-RAS or RAS-only refresh cycles are required after power-up.

Parameter	Symbol	60		70		80		Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
Read or Write Cycle Time	t_{RC}	104		124		144		ns	
Read Modify Write Cycle Time	t_{RWC}	140		170		190		ns	
RAS Precharge Time	t_{RP}	40		50		60		ns	
RAS Pulse Width	t_{RAS}	60	10k	70	10k	80	10k	ns	
Access Time from RAS	t_{RAC}		60		70		80	ns	1, 2, 3
Access Time from CAS	t_{CAC}		15		20		20	ns	1, 5, 10
Access Time from Column Address	t_{AA}		30		35		40	ns	1, 5, 6
CAS to Output Low-Z	t_{CLZ}	3		3		3		ns	
CAS to Output High-Z	t_{CEZ}	3	15	3	20	3	20	ns	
RAS Hold Time	t_{RSH}	15		20		20		ns	
CAS Hold Time	t_{CSH}	45		50		70		ns	
CAS Pulse Width	t_{CAS}	10	10k	15	10k	20	10k	ns	
RAS to CAS Delay Time	t_{RCD}	20	45	20	50	20	60	ns	
RAS to Column Address Delay Time	t_{RAD}	15	30	15	35	15	40	ns	7
CAS to RAS Precharge Time	t_{CRP}	5		5		5		ns	
Row Address Set-Up Time	t_{ASR}	0		0		0		ns	
Row Address Hold Time	t_{RAH}	10		10		10		ns	
Column Address Set-Up Time	t_{ASC}	0		0		0		ns	
Column Address Hold Time	t_{CAH}	10		15		15		ns	
Column Address to RAS Lead Time	t_{RAL}	30		35		40		ns	
Column Address Hold Time Referenced to RAS	t_{AR}	45		50		60		ns	
Read Command Set-Up Time	t_{RCS}	0		0		0		ns	
Read Command Hold Time Referenced to CAS	t_{RCH}	0		0		0		ns	4
Read Command Hold Time Referenced to RAS	t_{RRH}	0		0		0		ns	4
Write Command Set-Up Time	t_{WCS}	0		0		0		ns	8, 9
Write Command Hold Time	t_{WCH}	10		15		15		ns	
Write Command Pulse Width	t_{WP}	10		15		15		ns	
Write Command to RAS Lead Time	t_{RWL}	15		20		20		ns	
Write Command to CAS Lead Time	t_{CWL}	10		15		20		ns	

AC Characteristics

Parameter	Symbol	60		70		80		Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
Data Set-Up Time	t_{DS}	0		0		0		ns	
Data Hold Time	t_{DH}	10		15		15		ns	
Data Hold Time Referenced to $\overline{RAS}$	t_{DHR}	45		50		60		ns	
$\overline{RAS}$ to $\overline{WE}$ Delay Time	t_{RWD}	79		94		99		ns	
CAS to $\overline{WE}$ Delay Time	t_{CWD}	34		44		44		ns	
Column Address to $\overline{WE}$ Delay Time	t_{AWD}	49		59		64		ns	
CAS Precharge to $\overline{WE}$ Delay	t_{CPWD}	54		64		69		ns	
$\overline{RAS}$ to CAS Precharge Time	t_{RPC}	5		5		5		ns	
CAS precharge time (CAS Before RAS counter test cycle)	t_{CPT}	20		25		25		ns	
Access Time from CAS Precharge	t_{CPA}		35		40		45	ns	
EDO Page Mode Cycle Time	t_{PC}	25		30		35		ns	
EDO Page Mode Read-Modify-Write Cycle Time	t_{PRWC}	56		71		81		ns	
CAS Precharge Time (EDO Page Mode)	t_{CP}	10		10		10		ns	
$\overline{RAS}$ Pulse Width (EDO Page Mode Only)	t_{RASP}	60	100k	70	100k	80	100k	ns	
$\overline{RAS}$ Hold Time from $\overline{CAS}$ precharge	t_{RHCP}	35		40		45		ns	
Access Time from $\overline{OE}$	t_{OEA}		15		20		20	ns	8
$\overline{OE}$ to Data Delay Time	t_{OED}	15		20		20		ns	
$\overline{OE}$ to Output Low-Z	t_{OLZ}	0		0		3		ns	
$\overline{OE}$ to Output High-Z	t_{OEZ}	3	15	3	20	3	20	ns	
$\overline{WE}$ to Data Delay	t_{WED}	15		20		20		ns	
$\overline{OE}$ Command Hold Time	t_{OEH}	15		20		20		ns	
Data Output Hold after $\overline{CAS}$ low	t_{DOH}	5		5		5		ns	
$\overline{RAS}$ to Output High-Z	t_{REZ}	3	15	3	20	3	20	ns	
$\overline{WE}$ to Output High-Z	t_{WEZ}	3	15	3	20	3	20	ns	
$\overline{OE}$ to CAS Hold Time	t_{OCH}	5		5		5		ns	
CAS Hold Time to $\overline{OE}$	t_{CHO}	5		5		5		ns	
$\overline{OE}$ Precharge Time	t_{OEP}	5		5		5		ns	
$\overline{WE}$ Puts width (EDO mixed read write cycle)	t_{WPE}	5		5		5		ns	
CAS Set-Up Time for $\overline{CAS}$ -before- $\overline{RAS}$ Cycle	t_{CSR}	5		5		5		ns	

Parameter	Symbol	60		70		80		Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Cycle	t_{CHR}	10		15		15		ns	
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ precharge time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ refresh)	t_{WRP}	10		10		10		ns	
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ hold time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ refresh)	t_{WRH}	10		10		10		ns	
Transition Time	t_{T}	2	50	2	50	2	50	ns	
Refresh Period (2,048 cycles)	t_{REF}		32		32		32	ms	
Refresh Period (S-Version)	t_{REFS}		128		128		128	ms	
$\overline{\text{RAS}}$ Pulse Width ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self refresh)	t_{RASS}	100		100		100		μs	
$\overline{\text{RAS}}$ precharge Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self refresh)	t_{RPS}	110		130		150		ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self refresh)	t_{CHS}	-50		-50		-50		ns	


TEST MODE CYCLE

Parameter	Symbol	60		70		80		Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
Random read or write cycle time	t_{RC}	109		129		149		ns	
Read-modify-write cycle time	t_{RWC}	145		175		195		ns	
Access time from $\overline{RAS}$	t_{RAC}		65		75		85	ns	1,2,3,7
Access time from $\overline{CAS}$	t_{CAC}		20		25		25	ns	1,3,7
Access time from column address	t_{AA}		35		40		45	ns	1,2,7
$\overline{RAS}$ pulse width	t_{RAS}	65	10k	75	10k	85	10k	ns	
$\overline{CAS}$ pulse width	t_{CAS}	15	10k	20	10k	25	10k	ns	
$\overline{RAS}$ hold time	t_{RSH}	20		25		25		ns	
$\overline{CAS}$ hold time	t_{CSH}	50		55		75		ns	
Column address to $\overline{RAS}$ lead time	t_{RAL}	35		40		45		ns	
$\overline{CAS}$ to $\overline{WE}$ delay time	t_{CWD}	39		49		49		ns	8
$\overline{RAS}$ to $\overline{WE}$ delay time	t_{RWD}	84		99		104		ns	8
Column address to $\overline{WE}$ delay time	t_{AWD}	54		64		69		ns	8
$\overline{CAS}$ Precharge to $\overline{WE}$ delay time	t_{CPWD}	59		69		74		ns	8
EDO Page Mode cycle time	t_{PC}	30		35		40		ns	
EDO page mode read-modify-write cycle time	t_{PRWC}	61		76		86		ns	
$\overline{RAS}$ Pulse width (EDO page cycle)	t_{RASP}	65	100k	75	100k	85	100k	ns	
Access time form $\overline{CAS}$ precharge	t_{CPA}		40		45		50	ns	1
$\overline{OE}$ access time	t_{OEA}		20		25		25	ns	
$\overline{OE}$ to data delay	t_{OED}	20		25		25		ns	
$\overline{OE}$ command hold time	t_{OEH}	20		25		25		ns	
Write command set-up time (Test mode in)	t_{WTS}	10		10		10		ns	
Write command hold time (Test mode in)	t_{WTH}	10		10		10		ns	


Notes:

1. Measure with a load equivalent to one TTL input and 100 pF.
2. Assumes that $t_{RCD} \leq t_{RCD}(\text{max.})$. If t_{RCD} is greater than $t_{RCD}(\text{max.})$, access time will be t_{AA} dominant.
3. Assumes that $t_{RAD} \leq t_{RAD}(\text{max.})$. If t_{RAD} is greater than $t_{RCD}(\text{max.})$, access time will be controlled by t_{CAC} .
4. Either t_{RRH} or t_{RCH} must be satisfied for a Read Cycle.
5. Access time is determined by the longest of t_{AA} , t_{CAC} and t_{CPA} .
6. Assumes that $t_{RAD} \geq t_{RAD}(\text{max.})$.
7. Operation within the $t_{RAD}(\text{max.})$ limit ensures that $t_{RAC}(\text{max.})$ can be met. $t_{RAD}(\text{max.})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, the access time is controlled by t_{CAA} and t_{CAC} .
8. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are not restrictive operating parameters.
9. $t_{WCS}(\text{min.})$ must be satisfied in an Early Write Cycle.
10. t_{DS} and t_{DH} are referenced to the latter occurrence of $\overline{\text{CAS}}$ or $\overline{\text{WE}}$.
11. t_T is measured between $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$. AC-measurements assume $t_T = 2 \text{ ns}$.


Read Cycle




Early Write Cycle NOTE : D_{OUT} = OPEN







OE Controlled Write Cycle NOTE : D_{OUT} = OPEN




Read - Modify - Write Cycle




EDO Page Mode Read Cycle NOTE : D_{OUT} = OPEN

EDO Page Mode Early Write Cycle NOTE : D_{OUT} = OPEN


EDO Page Mode Read - Modify - Write Cycle NOTE : Dout = OPEN

EDO Page Read And Write Mixed Cycle



CAS - Before - RAS Refresh Cycle




RAS-Only Refresh Cycle




Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write) NOTE : D_{OUT} = OPEN



CAS-Before RAS Refresh Counter Test Cycle



Test Mode In Cycle



Test Mode

By using the test mode, the test time can be reduced. The reason for this is that, the memory emulates the x 16-bit organization during test mode. Don't care about the input levels of the CAS input A0, A1 .

(1) Setting the mode

Executing the test mode cycle ($\overline{WE}$, $\overline{CAS}$ before $\overline{RAS}$ refresh cycle) sets the test mode.

(2) Write / read operation

When either a "0" or a "1" is written to the input pin in test mode, this data is written to 16 bits of memory cell.

Next, when the data is read from the output pin at the same address, the cell be checked.

Output = "1" Normal write (all memory cells)

Output = "0" Abnormal write

(3) Refresh

Refresh in the test mode must be performed with the $\overline{RAS}$ / $\overline{CAS}$ cycle or with the $\overline{WE}$, $\overline{CAS}$ before $\overline{RAS}$ refresh cycle. The $\overline{WE}$, $\overline{CAS}$ before $\overline{RAS}$ refresh cycle use the same counter as the $\overline{CAS}$ before $\overline{RAS}$ refresh's internal counter.

(4) Mode Cancellation

The test mode is cancelled by executing one cycle of $\overline{RAS}$ only refresh cycle or $\overline{CAS}$ before $\overline{RAS}$ refresh cycle.



The diagram illustrates the timing relationships for a memory device. The signals shown are $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, DQ (with V_{IOH} and V_{IOL} levels), and $\overline{\text{WE}}$. The timing parameters are defined as follows:

- t_{RP} : RAS pulse width
- t_{RPC} : RAS to CAS setup time
- t_{RPS} : RAS to CAS hold time
- t_{RASS} : RAS to CAS delay time
- t_{CP} : CAS pulse width
- t_{CSR} : CAS to RAS setup time
- t_{CHS} : CAS to RAS hold time
- t_{CEZ} : CAS to RAS delay time
- t_{WRP} : Write pulse width
- t_{WRH} : Write pulse hold time

The DQ signal is shown in an "OPEN" state. The $\overline{\text{WE}}$ signal is shown in a "Don't Care" state (hatched area). A legend at the bottom right indicates that hatched areas represent "Don't Care".


G-Link Technology
2701 Northwestern Parkway
Santa Clara, CA 95051, U.S.A.

G-Link Technology Corporation, Taiwan
6F, No. 24-2, Industry E. RD. IV, Science Based
Industrial Park, Hsin Chu, Taiwan.

Ordering Information

Part Number	SPEED	POWER	FEATURE	TEMPERATURE	PACKAGE
GLT4160M04-60J3	60ns	Normal	EDO	Commercial	SOJ 300mil 26(24)L
GLT4160M04-70J3	70ns	Normal	EDO	Commercial	SOJ 300mil 26(24)L
GLT4160M04-80J3	80ns	Normal	EDO	Commercial	SOJ 300mil 26(24)L
GLT4160M04E-60J3	60ns	Normal	EDO	Extended	SOJ 300mil 26(24)L
GLT4160M04E-70J3	70ns	Normal	EDO	Extended	SOJ 300mil 26(24)L
GLT4160M04E-80J3	80ns	Normal	EDO	Extended	SOJ 300mil 26(24)L
GLT4160M04S-60J3	60ns	Normal	EDO	Self Refresh	SOJ 300mil 26(24)L
GLT4160M04S-70J3	70ns	Normal	EDO	Self Refresh	SOJ 300mil 26(24)L
GLT4160M04S-80J3	80ns	Normal	EDO	Self Refresh	SOJ 300mil 26(24)L
GLT4160M04-60TC	60ns	Normal	EDO	Commercial	TSOPII 300mil 26(24)L
GLT4160M04-70TC	70ns	Normal	EDO	Commercial	TSOPII 300mil 26(24)L
GLT4160M04-80TC	80ns	Normal	EDO	Commercial	TSOPII 300mil 26(24)L
GLT4160M04E-60TC	60ns	Normal	EDO	Extended	TSOPII 300mil 26(24)L
GLT4160M04E-70TC	70ns	Normal	EDO	Extended	TSOPII 300mil 26(24)L
GLT4160M04E-80TC	80ns	Normal	EDO	Extended	TSOPII 300mil 26(24)L
GLT4160M04S-60J3	60ns	Normal	EDO	Self Refresh	TSOPII 300mil 26(24)L
GLT4160M04S-70J3	70ns	Normal	EDO	Self Refresh	TSOPII 300mil 26(24)L
GLT4160M04S-80J3	80ns	Normal	EDO	Self Refresh	TSOPII 300mil 26(24)L


Parts Numbers (Top Mark) Definition :



Package Information

300mil 24/26 Lead Thin Small Outline Package SOJ

Unit : Inch(mm)



300mil 24/26 Lead Thin Small Outline Package (TSOP) TYPE II

Unit : Inch(mm)

