

64K x 36 Synchronous Pipelined Burst SRAM

Features

- Fast access times: 3.5, 3.8, and 4.0 ns
- Fast clock speed: 166, 150, 133, and 117 MHz
- Provide high-performance 3-1-1-1 access rate
- Fast OE access times: 3.5 ns and 3.8 ns
- Optimal for depth expansion (one cycle chip deselect to eliminate bus contention)
- 3.3V –5% and +10% power supply
- Separate isolated output buffer supply compatible with 3.3V and 2.5V I/O (V_{CCQ}): 2.375V to 3.6V
- 5V tolerant inputs except I/Os
- Clamp diodes to V_{SSQ} at all inputs and outputs
- · Common data inputs and data outputs
- Byte Write Enable and Global Write control
- Three chip enables for depth expansion and address pipeline
- · Address, data and control registers
- Internally self-timed Write Cycle
- Burst control pins (interleaved or linear burst sequence)
- · Automatic power-down for portable applications
- · High-density, high-speed packages

Functional Description

The Cypress Synchronous Burst SRAM family employs highspeed, low-power CMOS designs using advanced triple-layer polysilicon, double-layer metal technology. Each memory cell consists of four transistors and two high-valued resistors. The CY7C1346A/GVT7164D36 SRAM integrates 65,536x36 SRAM cells with advanced synchronous peripheral circuitry and a 2-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable (CE), depth-expansion Chip Enables (CE2 and CE2), Burst Control inputs (ADSC, ADSP, and ADV), Write Enables (BW1, BW2, BW3, BW4, and BWE), and Global Write (GW).

Asynchronous inputs include the Output Enable (\overline{OE}) , Burst Mode Control (MODE), and sleep mode control (ZZ). The data outputs (Q), enabled by \overline{OE} , are also asynchronous.

Addresses and chip enables are registered with either address status processor (\overline{ADSP}) or Address Status Controller (\overline{ADSC}) input pins. Subsequent burst addresses can be internally generated as controlled by the Burst Advance pin (\overline{ADV}).

Address, data inputs, and write controls are registered on-chip to initiate a self-timed Write cycle. Write cycles can be one to four bytes wide as controlled by the write control inputs. Individual byte write allows individual byte to be written. BW1 controls DQ1–DQ8 and DQP1. BW2 controls DQ9–DQ16 and DQP2. BW3 controls DQ17–DQ24 and DQP3. BW4 controls DQ25–DQ32 and DQP4. BW1, BW2, BW3, and BW4 can be active only with BWE being LOW. GW being LOW causes all bytes to be written.


The CY7C1346A/GVT7164D36 operates from a +3.3V power supply. All inputs and outputs are TTL-compatible. The device is ideally suited for 486, Pentium®, 680x0, and PowerPC™ systems and for systems that are benefited from a wide synchronous data bus.

Selection Guide

	7C1346A-166 7164D36-3	7C1346A-150 7164D36-4	7C1346A-133 7164D36-5	7C1346A1-117 7164D36-6
Maximum Access Time (ns)	3.5	3.8	4.0	4.0
Maximum Operating Current (mA)	425	400	375	350
Maximum CMOS Standby Current (mA)	2	2	2	2

Pentium is a registered trademark of Intel Corporation. PowerPC is a trademark of IBM Corporation.






Note:

The Functional Block Diagram illustrates simplified device operation. See Truth Table, pin descriptions, and timing diagrams for detailed information.



Pin Configurations

100-Pin TQFP Top View



Pin Descriptions

Pin Name	Туре	Description
A0-A15	Input- Synchronous	Addresses: These inputs are registered and must meet the set-up and hold times around the rising edge of CLK. The burst counter generates internal addresses associated with A0 and A1, during burst cycle and wait cycle.
BW1, BW2, BW3, BW4	Input- Synchronous	Byte Write: A byte write is LOW for a WRITE cycle and HIGH for a READ cycle. BW1 controls DQ1–DQ8 and DQP1. BW2 controls DQ9–DQ16 and DQP2. BW3 controls DQ17–DQ24 and DQP3. BW4 controls DQ25–DQ32 and DQP4. Data I/O are high impedance if either of these inputs are LOW, conditioned by BWE being LOW.
BWE	Input- Synchronous	Write Enable: This active LOW input gates byte write operations and must meet the set-up and hold times around the rising edge of CLK.
GW	Input- Synchronous	Global Write: This active LOW input allows a full 36-bit WRITE to occur independent of the BWE and BWn lines and must meet the set-up and hold times around the rising edge of CLK.
CLK	Input- Synchronous	Clock: This signal registers the addresses, data, chip enables, write control and burst control inputs on its rising edge. All synchronous inputs must meet set-up and hold times around the clock's rising edge.
CE	Input- Synchronous	Chip Enable: This active LOW input is used to enable the device and to gate ADSP.



Pin Descriptions (continued)

Pin Name	Туре	Description
CE2	Input- Synchronous	Chip Enable: This active LOW input is used to enable the device.
CE2	Input- Synchronous	Chip Enable: This active HIGH input is used to enable the device.
ŌĒ	Input	Output Enable: This active LOW asynchronous input enables the data output drivers.
ADV	Input- Synchronous	Address Advance: This active LOW input is used to control the internal burst counter. A HIGH on this pin generates wait cycle (no address advance).
ADSP	Input- Synchronous	Address Status Processor: This active LOW input, along with $\overline{\text{CE}}$ being LOW, causes a new external address to be registered and a READ cycle is initiated using the new address.
ADSC	Input- Synchronous	Address Status Controller: This active LOW input causes device to be de-selected or selected along with new external address to be registered. A READ or WRITE cycle is initiated depending upon write control inputs.
MODE	Input- Static	Mode: This input selects the burst sequence. A LOW on this pin selects Linear Burst. A NC or HIGH on this pin selects Interleaved Burst.
ZZ	Input- Asynchronous	Snooze: This active HIGH input puts the device in low power consumption standby mode. For normal operation, this input has to be either LOW or NC (No Connect).
DQ1- DQ32	Input/ Output	Data Inputs/Outputs: First Byte is DQ1–DQ8. Second Byte is DQ9–DQ16. Third Byte is DQ17–DQ24. Fourth Byte is DQ25–DQ32. Input data must meet set-up and hold times around the rising edge of CLK.
DQP1, DQP2, DQP3, DQP4	Input/ Output	Parity Inputs/Outputs: DQP1 is parity bit for DQ1–DQ8 and DQP2 is parity bit for DQ9–DQ16. DQP3 is parity bit for DQ17–DQ24 and DQP4 is parity bit for DQ25–DQ32.
V _{CC}	Supply	Power Supply: +3.3V –5% and +10%.
V _{SS}	Ground	Ground: GND.
V _{CCQ}	I/O Supply	Output Buffer Supply: +2.375 to 3.6V.
V _{SSQ}	I/O Ground	Output Buffer Ground: GND.
NC	-	No Connect: These signals are not internally connected.

Burst Address Table (MODE = NC/V_{CC})

First Address (external)	Second Address (internal)	Third Address (internal)	Fourth Address (internal)	
AA00	AA01	AA10	AA11	
AA01	AA00	AA11	AA10	
AA10	AA11	AA00	AA01	
AA11	AA10	AA01	AA00	

Burst Address Table (MODE = GND)

First Address (external)	Second Address (internal)	Third Address (internal)	Fourth Address (internal)	
AA00	AA01	AA10	AA11	
AA01	AA10	AA11	AA00	
AA10	AA11	AA00	AA01	
AA11	AA00	AA01	AA10	



Truth Table^[2, 3, 4, 5, 6, 7, 8]

Operation	Address Used	CE	CE2	CE2	ADSP	ADSC	ADV	WRITE	ŌĒ	CLK	DQ
Deselected Cycle, Power Down	None	Н	Х	Х	Х	L	Χ	Х	Χ	L-H	High-Z
Deselected Cycle, Power Down	None	L	Х	L	L	Х	Х	Х	Х	L-H	High-Z
Deselected Cycle, Power Down	None	L	Н	Х	L	Х	Χ	Х	Χ	L-H	High-Z
Deselected Cycle, Power Down	None	L	Х	L	Н	L	Χ	Х	Χ	L-H	High-Z
Deselected Cycle, Power Down	None	L	Н	Х	Н	L	Х	Х	Х	L-H	High-Z
READ Cycle, Begin Burst	External	L	L	Н	L	Х	Х	Х	L	L-H	Q
READ Cycle, Begin Burst	External	L	L	Н	L	Х	Х	Х	Н	L-H	High-Z
WRITE Cycle, Begin Burst	External	L	L	Н	Н	L	Х	L	Х	L-H	D
READ Cycle, Begin Burst	External	L	L	Н	Н	L	Х	Н	L	L-H	Q
READ Cycle, Begin Burst	External	L	L	Н	Н	L	Х	Н	Н	L-H	High-Z
READ Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	L	L-H	Q
READ Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Н	L-H	High-Z
READ Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	L	L-H	Q
READ Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Н	L-H	High-Z
WRITE Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	L	Х	L-H	D
WRITE Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	L	Χ	L-H	D
READ Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	L	L-H	Q
READ Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	Н	L-H	High-Z
READ Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	L	L-H	Q
READ Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Н	L-H	High-Z
WRITE Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	L	Х	L-H	D
WRITE Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	L	Х	L-H	D

Partial Truth Table for Read/Write

FUNCTION	GW	BWE	BW1	BW2	BW3	BW4
READ	Н	Н	Х	Х	Х	Х
READ	Н	L	Н	Н	Н	Н
WRITE one byte	Н	L	L	Н	Н	Н
WRITE all bytes	Н	L	L	L	L	L
WRITE all bytes	L	Х	Х	Х	Х	Х

- X means "Don't Care." H means logic HIGH. L means logic LOW. WRITE = L means [BWE + BW1*BW2*BW3*BW4]*GW equals LOW. WRITE = H means [BWE + BW1*BW2*BW3*BW4]*GW equals HIGH.

 BW1 enables write to DQ1-DQ8 and DQP1. BW2 enables write to DQ9-DQ16 and DQP2. BW3 enables write to DQ17-DQ24 and DQP3. BW4 enables write to DQ25-DQ32 and DQP4.

 All inputs except OE must meet set-up and hold times around the rising edge (LOW to HIGH) of CLK.

- Suspending burst generates wait cycle.

 For a write operation following a read operation, \overline{OE} must be HIGH before the input data required set-up time plus High-Z time for \overline{OE} and staying HIGH throughout the input data hold time.

 This device contains circuitry that will ensure the outputs will be in High-Z during power-up.

 ADSP LOW along with chip being selected always initiates a READ cycle at the L-H edge of CLK. A WRITE cycle can be performed by setting WRITE LOW for the CLK L-H edge of the subsequent wait cycle. Refer to WRITE timing diagram for clarification

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines only, not tested.)

Voltage on V_{CC} Supply Relative to V_{SS} -0.5V to +4.6V V_{IN}.....-0.5V to +6V Storage Temperature (plastic).....-55°C to +150° Junction Temperature+150°

Power Dissipation	1.6W
Short Circuit Output Current	100 mA

Operating Range

Range	Ambient Temperature ^[9]	V _{CC}
Com'l	0°C to +70°C	3.3V -5%/+10%

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Max.	Unit
V _{IH}	Input High (Logic 1) Voltage ^[10, 11]		2.0	V _{CCQ} +0.3	V
V _{II}	Input Low (Logic 0) Voltage ^[10, 11]		-0.3	0.8	V
IL _I	Input Leakage Current ^[12]	$0V \le V_{IN} \le V_{CC}$	-2	2	μΑ
ILO	Output Leakage Current	Output(s) disabled, 0V ≤ V _{OUT} ≤ V _{CC}	-2	2	μΑ
V _{OH}	Output High Voltage ^[10, 13]	I _{OH} = -4.0 mA	2.4		V
V _{OL}	Output Low Voltage ^[10, 13]	I _{OL} = 8.0 mA		0.4	V
V _{CC}	Supply Voltage ^[10]		3.135	3.6	V
V _{CCQ}	I/O Supply		2.375	3.6	V

Parameter	Description	Conditions	Тур.	-3 166 MHz	-4 150 MHz	-5 133 MHz	-6 117 MHz	Unit
I _{CC}	Power Supply Current: Operating ^[14, 15, 16]	Device selected; all inputs \leq V _{IL} or \geq V _{IH} ; cycle time \geq t _{KC} Min.; V _{CC} = Max.; outputs open	300	425	400	375	350	mA
I _{SB2}	CMOS Standby ^[15, 16]	Device deselected; $V_{CC} = Max$.; all inputs $\leq V_{SS} + 0.2$ or $\geq V_{CC} - 0.2$; all inputs static; CLK frequency = 0	1	2	2	2	2	mA
I _{SB3}	TTL Standby ^[15, 16]	Device deselected; all inputs $\leq V_{IL}$ or $\geq V_{IH}$; all inputs static; $V_{CC} = Max.$; CLK frequency = 0	4	10	10	10	10	mA
I _{SB4}	Clock Running ^[15, 16]	Device deselected; all inputs \leq V _{IL} or \geq V _{IH} ; V _{CC} = Max.; CLK cycle time \geq t _{KC} Min.	80	130	130	130	130	mA

Thermal Consideration

Parameter	Description	Conditions	TQFP Typ.	Unit	
Θ_{JA}	Thermal Resistance - Junction to Ambient	Still air, soldered on 4.25 x 1.125	25	°C/W	
Θ_{JC}	Thermal Resistance - Junction to Case	inch 4-layer PCB	9	°C/W	

Notes:

- 9. T_A is the case temperature.

- All voltages referenced to V_{SS} (GND).
 Overshoot: V_{IH} ≤ +6.0V for t ≤ t_{KC} /2.
 Undershoot: V_{IL} ≤ -2.0V for t ≤ t_{KC} /2.
 Undershoot: V_{IL} ≤ -2.0V for t ≤ t_{KC} /2.
 MODE pin has an internal pull-up and ZZ pin has an internal pull-down. These two pins exhibit an input leakage current of ±30 μA.
 AC I/O curves are available upon request.
- 14. I_{CC} is given with no output current. I_{CC} increases with greater output loading and faster cycle times.
- 15. "Device Deselected" means the device is in Power-Down mode as defined in the truth table. "Device Selected" means the device is active.

 16. Typical values are measured at 3.3V, 25°C and 20-ns cycle time.




Capacitance

Parameter	Description	Test Conditions	Тур.	Max.	Unit
C _I	Input Capacitance ^[17]	$T_A = 25^{\circ}C$, $f = 1 \text{ MHz}$,	4	5	pF
Co	Input/Output Capacitance (DQ)[17]	V _{CC} = 3.3V	7	8	pF

Typical Output Buffer Characteristics

Output High Voltage	Pull-up	Current	Output Low Voltage		
V _{OH} (V)	I _{OH} (mA) Min.	I _{OH} (mA) Max.	V _{OL} (V)		
-0.5	-38	-105	-0.5	0	0
0	-38	-105	0	0	0
0.8	-38	-105	0.4	10	20
1.25	-26	-83	0.8	20	40
1.5	-20	-70	1.25	31	63
2.3	0	-30	1.6	40	80
2.7	0	-10	2.8	40	80
2.9	0	0	3.2	40	80
3.4	0	0	3.4	40	80

AC Test Loads and Waveforms



Note:

17. This parameter is sampled.



Switching Characteristics Over the Operating Range^[19]

	166	·3 MHz		-4 MHz		5 MHz		·6 MHz	
Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
		I		l	ı	I	l		l
Clock Cycle Time	6.0		6.7		7.5		8.5		ns
Clock HIGH Time	2.4		2.6		2.8		3.4		ns
Clock LOW Time	2.4		2.6		2.8		3.4		ns
S	1	I.	•		•	I.		·	
Clock to Output Valid		3.5		3.8		4.0		4.0	ns
Clock to Output Invalid	1.5		1.5		1.5		1.5		ns
Clock to Output in Low-Z ^[17, 18, 20]	0		0		0		0		ns
Clock to Output in High-Z ^[17, 18, 20]	1.5	6.0	1.5	6.7	1.5	7.5	1.5	8.5	ns
OE to Output Valid ^[21]		3.5		3.5		3.8		3.8	ns
OE to Output in Low-Z ^[17, 18, 20]	0		0		0		0		ns
OE to Output in High-Z ^[17, 18, 20]		3.5		3.5		3.8		3.8	ns
s		I.		l .		I.		ı	
Address, Controls and Data In[22]	1.5		1.5		1.5		2.0		ns
	1	ı			1	ı		1	
Address, Controls and Data In[22]	0.5		0.5		0.5		0.5		ns
	Clock Cycle Time Clock HIGH Time Clock LOW Time S Clock to Output Valid Clock to Output Invalid Clock to Output in Low-Z ^[17, 18, 20] Clock to Output in High-Z ^[17, 18, 20] OE to Output Valid ^[21] OE to Output in Low-Z ^[17, 18, 20] OE to Output in High-Z ^[17, 18, 20] S Address, Controls and Data In ^[22]	Clock Cycle Time 6.0 Clock HIGH Time 2.4 Clock LOW Time 2.4 S Clock to Output Valid Clock to Output Invalid 1.5 Clock to Output in Low-Z ^[17, 18, 20] 0 Clock to Output in High-Z ^[17, 18, 20] 1.5 OE to Output Valid ^[21] OE to Output in Low-Z ^[17, 18, 20] 0 OE to Output in High-Z ^[17, 18, 20] 0 Address, Controls and Data In ^[22] 1.5	Clock Cycle Time 6.0 Clock HIGH Time 2.4 Clock LOW Time 2.4 S Clock to Output Valid 3.5 Clock to Output Invalid 1.5 Clock to Output in Low-Z ^[17, 18, 20] 0 Clock to Output in High-Z ^[17, 18, 20] 1.5 6.0 OE to Output Valid ^[21] 3.5 OE to Output in Low-Z ^[17, 18, 20] 0 OE to Output in High-Z ^[17, 18, 20] 3.5 Address, Controls and Data In ^[22] 1.5	Clock Cycle Time 6.0 6.7 Clock HIGH Time 2.4 2.6 Clock LOW Time 2.4 2.6 S Clock to Output Valid 3.5 Clock to Output Invalid 1.5 1.5 Clock to Output in Low-Z ^[17, 18, 20] 0 0 Clock to Output in High-Z ^[17, 18, 20] 1.5 6.0 1.5 OE to Output Valid ^[21] 3.5 OE to Output in Low-Z ^[17, 18, 20] 0 0 OE to Output in High-Z ^[17, 18, 20] 3.5 Address, Controls and Data In ^[22] 1.5 1.5	Clock Cycle Time 6.0 6.7 Clock HIGH Time 2.4 2.6 Clock LOW Time 2.4 2.6 S Clock to Output Valid 3.5 3.8 Clock to Output Invalid 1.5 1.5 Clock to Output in Low-Z[17, 18, 20] 0 0 Clock to Output in High-Z[17, 18, 20] 1.5 6.0 1.5 6.7 OE to Output Valid[21] 3.5 3.5 OE to Output in Low-Z[17, 18, 20] 0 0 OE to Output in High-Z[17, 18, 20] 3.5 3.5 Address, Controls and Data In[22] 1.5 1.5	Clock Cycle Time 6.0 6.7 7.5 Clock HIGH Time 2.4 2.6 2.8 Clock LOW Time 2.4 2.6 2.8 Clock to Output Valid 3.5 3.8 Clock to Output Invalid 1.5 1.5 1.5 Clock to Output in Low-Z ^[17, 18, 20] 0 0 0 Clock to Output in High-Z ^[17, 18, 20] 1.5 6.0 1.5 6.7 1.5 OE to Output Valid ^[21] 3.5 3.5 OE to Output in Low-Z ^[17, 18, 20] 0 0 0 OE to Output in High-Z ^[17, 18, 20] 3.5 3.5 Address, Controls and Data In ^[22] 1.5 1.5 1.5	Clock Cycle Time 6.0 6.7 7.5 Clock HIGH Time 2.4 2.6 2.8 Clock LOW Time 2.4 2.6 2.8 Clock to Output Valid 3.5 3.8 4.0 Clock to Output Invalid 1.5 1.5 1.5 Clock to Output in Low-Z ^[17, 18, 20] 0 0 0 Clock to Output in High-Z ^[17, 18, 20] 1.5 6.0 1.5 6.7 1.5 7.5 OE to Output Valid ^[21] 3.5 3.5 3.8 OE to Output in Low-Z ^[17, 18, 20] 0 0 0 0 OE to Output in High-Z ^[17, 18, 20] 3.5 3.5 3.8 Address, Controls and Data In ^[22] 1.5 1.5 1.5	Clock Cycle Time 6.0 6.7 7.5 8.5 Clock HIGH Time 2.4 2.6 2.8 3.4 Clock LOW Time 3.5 3.8 4.0 Clock to Output Valid 3.5 1.5 1.5 1.5 Clock to Output Invalid 1.5 1.5 1.5 1.5 Clock to Output in Low-Z ^[17, 18, 20] 0 0 0 0 0 Clock to Output in High-Z ^[17, 18, 20] 1.5 6.0 1.5 6.7 1.5 7.5 1.5 OE to Output Valid ^[21] 3.5 3.5 3.8 OE to Output in Low-Z ^[17, 18, 20] 0 0 0 0 0 OE to Output in High-Z ^[17, 18, 20] 3.5 3.5 3.8 Address, Controls and Data In ^[22] 1.5 1.5 1.5 2.0	Clock Cycle Time 6.0 6.7 7.5 8.5 Clock HIGH Time 2.4 2.6 2.8 3.4 Clock LOW Time 3.4 2.6 2.8 3.4 Clock to Output Valid 3.5 3.8 4.0 4.0 Clock to Output Invalid 1.5 1.5 1.5 1.5 Clock to Output in Low-Z[17, 18, 20] 0 0 0 0 Clock to Output in High-Z[17, 18, 20] 1.5 6.0 1.5 6.7 1.5 7.5 1.5 8.5 OE to Output Valid[21] 3.5 3.5 3.8 3.8 3.8 OE to Output in Low-Z[17, 18, 20] 0 0 0 0 0 OE to Output in High-Z[17, 18, 20] 3.5 3.5 3.8 3.8 Address, Controls and Data In[22] 1.5 1.5 1.5 2.0


Notes:

- Output loading is specified with C_L=5 pF as in AC Test Loads.
 Test conditions as specified with the output loading as shown in AC Test Loads unless otherwise noted.
 At any given temperature and voltage condition, t_{KCHZ} is less than t_{KQLZ} and t_{OEHZ} is less than t_{OELZ}.
 OE is a "Don't Care" when a byte write enable is sampled LOW.
 This is a synchronous device. All synchronous inputs must meet specified set-up and hold time, except for "Don't Care" as defined in the truth table.



Timing Diagrams

Read Timing^[23]




Note:

23. $\overline{\text{CE}}$ active in this timing diagram means that all chip enables $\overline{\text{CE}}$, $\overline{\text{CE2}}$, and CE2 are active.



Timing Diagrams (continued)


Write Timing^[23]





Timing Diagrams (continued)

Read/Write Timing^[23]



Ordering Information

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
166	CY7C1346A-166AC	A101	100-Lead Thin Quad Flat Pack	Commercial
	GVT7164D36T-3			
150	CY7C1346A-150AC	A101	100-Lead Thin Quad Flat Pack	Commercial
	GVT7164D36T-4			
133	CY7C1346A-133AC	A101	100-Lead Thin Quad Flat Pack	Commercial
	GVT7164D36T-5			
117	CY7C1346A-117AC	A101	100-Lead Thin Quad Flat Pack	Commercial
	GVT7164D36T-6			


Document #: 38-01020-**



Package Diagrams

100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101

DIMENSIONS ARE IN MILLIMETERS.



51-85050-A