




TO-236AB (SOT-23)


P-Channel Enhancement-Mode MOSFET

Low $V_{GS(th)}$ V_{DS} -20V $R_{DS(ON)}$ 0.13Ω I_D -2.3A


Mounting Pad Layout

Mechanical Data

Case: SOT-23 Plastic Package

Weight: approx. 0.008g

Marking Code: 01

Features

- Advanced Trench Process Technology
- High density cell design for ultra-low on-resistance
- Popular SOT-23 package with copper lead frame for superior thermal and electrical capabilities
- Compact and low profile
- –2.5V rated

Maximum Ratings and Thermal Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	-20	V
Gate-Source-Voltage	V_{GS}	±8	V
Continuous Drain Current $T_A = 25^\circ\text{C}$ $T_J = 150^\circ\text{C}$	I_D	-2.3 -1.5	A
Pulsed Drain Current ⁽¹⁾	I_{DM}	-10	A
Maximum Power Dissipation ⁽²⁾ $T_A = 25^\circ\text{C}$ $T_A = 70^\circ\text{C}$	P_D	1.25 0.8	W
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to +150	°C
Maximum Junction-to-Ambient Thermal Resistance ⁽²⁾	$R_{\theta JA}$	100	°C/W

Note:

(1) Pulse width limited by maximum junction temperature.

(2) Surface mounted on FR4 board, $t \leq 5$ sec.

P-Channel Enhancement-Mode MOSFET

Electrical Characteristics ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Drain-Source Breakdown Voltage	BV_{DSS}	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_D = -250\mu\text{A}$	-20	—	—	V
Gate Threshold Voltage	$\text{V}_{\text{GS(th)}}$	$\text{V}_{\text{DS}} = \text{V}_{\text{GS}}, \text{I}_D = -250\mu\text{A}$	-0.45	—	—	V
Gate-Body Leakage	I_{GSS}	$\text{V}_{\text{DS}} = 0\text{V}, \text{V}_{\text{GS}} = \pm 8\text{V}$	—	—	± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$\text{V}_{\text{DS}} = -16\text{V}, \text{V}_{\text{GS}} = 0\text{V}$	—	—	-1.0	μA
		$\text{V}_{\text{DS}} = -16\text{V}, \text{V}_{\text{GS}} = 0\text{V}, T_J = 55^\circ\text{C}$	—	—	-10	
On-State Drain Current ⁽¹⁾	$\text{I}_{\text{D(on)}}$	$\text{V}_{\text{DS}} \leq -5\text{V}, \text{V}_{\text{GS}} = -4.5\text{V}$	-6	—	—	A
		$\text{V}_{\text{DS}} \leq -5\text{V}, \text{V}_{\text{GS}} = -2.5\text{V}$	-3	—	—	
Drain-Source On-State Resistance ⁽¹⁾	$\text{R}_{\text{DS(on)}}$	$\text{V}_{\text{GS}} = -4.5\text{V}, \text{I}_D = -2.8\text{A}$	—	95	130	$\text{m}\Omega$
		$\text{V}_{\text{GS}} = -2.5\text{V}, \text{I}_D = -2.0\text{A}$	—	122	190	
Forward Transconductance ⁽¹⁾	g_{fs}	$\text{V}_{\text{DS}} = -5\text{V}, \text{I}_D = -2.8\text{A}$	—	6.5	—	S

Dynamic



Total Gate Charge	Q_g	$\text{V}_{\text{DS}} = -6\text{V}, \text{V}_{\text{GS}} = -4.5\text{V}$ $\text{I}_D = -2.8\text{A}$	—	5.4	10	nC
Gate-Source Charge	Q_{gs}		—	0.8	—	
Gate-Drain Charge	Q_{gd}		—	1.1	—	
Turn-On Delay Time	$t_{\text{d(on)}}$	$\text{V}_{\text{DD}} = -6\text{V}, \text{R}_L = 6\Omega$ $\text{I}_D \approx -1\text{A}, \text{V}_{\text{GEN}} = -4.5\text{V}$ $\text{R}_G = 6\Omega$	—	5	25	ns
Rise Time	t_r		—	19	60	
Turn-Off Delay Time	$t_{\text{d(off)}}$		—	95	110	
Fall Time	t_f		—	65	80	
Input Capacitance	C_{iss}	$\text{V}_{\text{DS}} = -6\text{V}, \text{V}_{\text{GS}} = 0\text{V}$ $f = 1.0\text{MHz}$	—	447	—	pF
Output Capacitance	C_{oss}		—	124	—	
Reverse Transfer Capacitance	C_{rss}		—	80	—	

Source-Drain Diode

Maximum Diode Forward Current	I_s	—	—	—	-1.6	A
Diode Forward Voltage	V_{SD}	$\text{I}_s = -1.6\text{A}, \text{V}_{\text{GS}} = 0\text{V}$	—	-0.8	-1.2	V

Note:

(1) Pulse test; pulse width $\leq 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$



P-Channel Enhancement-Mode MOSFET

Ratings and Characteristic Curves ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Fig. 1 – Output Characteristics




Fig. 2 – Transfer Characteristics




Fig. 3 – Threshold Voltage vs. Temperature




Fig. 4 – On-Resistance vs. Drain Current




Fig. 5 – On-Resistance vs. Junction Temperature





Fig. 6 – On-Resistance vs. Gate-to-Source Voltage



P-Channel Enhancement-Mode MOSFET

Ratings and Characteristic Curves ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Fig. 7 – Gate Charge




Fig. 8 – Capacitance




Fig. 9 – Source-Drain Diode Forward Voltage




Fig. 10 – Thermal Impedance




Fig. 11 – Power vs. Pulse Duration




Fig. 12 – Maximum Safe Operating Area

