




P-Channel Enhancement-Mode MOSFET

$V_{DS} -30V$ $R_{DS(ON)} 14m\Omega$ $I_D -11A$

TRENCH
GENFET®
New Product

SO-8



Mounting Pad Layout

Mechanical Data

Case: SO-8 molded plastic body

Terminals: Leads solderable per MIL-STD-750, Method 2026

High temperature soldering guaranteed:
250°C/10 seconds at terminals

Mounting Position: Any

Weight: 0.5g

Features

- Advanced Trench Process Technology
- High Density Cell Design for Ultra Low On-Resistance
- Specially Designed for Low Voltage DC/DC Converters
- Fast Switching for High Efficiency

Maximum Ratings and Thermal Characteristics ($T_A = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	-30	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current ($T_J = 150^\circ C$) ⁽¹⁾	I_D	-11	A
		-8.7	
Pulsed Drain Current	I_{DM}	-50	
Maximum Power Dissipation	P_D	2.5	W
		1.6	
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ C$
Maximum Junction-to-Ambient ⁽¹⁾	$R_{\theta JA}$	50	$^\circ C/W$

Notes: (1) Surface Mounted on FR4 Board, $t \leq 10$ sec.



P-Channel Enhancement-Mode MOSFET

Electrical Characteristics (T_J = 25°C unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250μA	-1.0	—	—	V
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V	—	—	±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -30V, V _{GS} = 0V	—	—	-1.0	μA
		V _{DS} =-15V, V _{GS} =0, T _J =70°C	—	—	-5.0	
On-State Drain Current ⁽¹⁾	I _{D(on)}	V _{DS} ≥ -5V, V _{GS} = -10V	-30	—	—	A
Drain-Source On-State Resistance ⁽¹⁾	R _{DS(on)}	V _{GS} = -10V, I _D = -11A	—	11.5	14	mΩ
		V _{GS} = -4.5V, I _D = -8.5A	—	15.5	23	
Forward Transconductance ⁽¹⁾	g _{fs}	V _{DS} = -15V, I _D = -11A	—	37	—	S
Dynamic						
Total Gate Charge	Q _g	V _{DS} = -15V, V _{GS} = -10V I _D = -11A	—	73	120	nC
Gate-Source Charge	Q _{gs}		—	12	—	
Gate-Drain Charge	Q _{gd}		—	11	—	
Turn-On Delay Time	t _{d(on)}	V _{DD} = -15V, R _L = 15Ω I _D ≈ -1A, V _{GEN} = -10V R _G = 6Ω	—	7	25	ns
Rise Time	t _r		—	11	25	
Turn-Off Delay Time	t _{d(off)}		—	210	250	
Fall Time	t _f		—	76	100	
Input Capacitance	C _{iss}	V _{DS} = -15V, V _{GS} = 0V f = 1.0 MHz	—	3500	—	pF
Ouput Capacitance	C _{oss}		—	700	—	
Reverse Transfer Capacitance	C _{rss}		—	370	—	
Source-Drain Diode						
Maximum Diode Forward Current	I _S		—	—	-2.1	A
Diode Forward Voltage	V _{SD}	I _S = -2.1A, V _{GS} = 0V	—	—	-1.2	V
Source-Drain Reverse Recovery Time	t _{rr}	I _F = -2.1A, di/dt = 100A/μs	—	49	90	ns

Note:

(1) Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%



P-Channel Enhancement-Mode MOSFET

Ratings and Characteristic Curves ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Fig. 1 – Output Characteristics







Fig. 2 – Transfer Characteristics




**Fig. 3 – Threshold Voltage
vs. Temperature**




**Fig. 4 – On-Resistance
vs. Drain Current**



**Fig. 5 – On-Resistance
vs. Junction Temperature**



**Fig. 6 – On-Resistance
vs. Gate-to-Source Voltage**



P-Channel Enhancement-Mode MOSFET

Ratings and Characteristic Curves ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Fig. 7 – Gate Charge




Fig. 8 – Capacitance




Fig. 9 – Source-Drain Diode
Forward Voltage




Fig. 10 – Transient Thermal
Impedance




Fig. 11 – Power vs. Pulse Duration




Fig. 12 – Maximum Safe Operating Area

