







Dual N-Channel Enhancement-Mode MOSFET

V_{DS} 30V R_{DS(ON)} 37mΩ I_D 5.8A

TRENCH GENFET®



Dimensions in inches and (millimeters)



Mounting Pad Layout

Mechanical Data

- Case:** SO-8 molded plastic body
- Terminals:** Leads solderable per MIL-STD-750, Method 2026
- High temperature soldering guaranteed:** 250°C/10 seconds at terminals
- Mounting Position:** Any
- Weight:** 0.5g

Features

- Advanced Trench Process Technology
- High Density Cell Design for Ultra Low On-Resistance
- Specially Designed for Low Voltage DC/DC Converters
- Fast Switching for High Efficiency

Maximum Ratings and Thermal Characteristics (T_A = 25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	30	V
Gate-Source Voltage	V _{GS}	±20	
Continuous Drain Current	I _D	5.8	A
Pulsed Drain Current	I _{DM}	20	
Maximum Power Dissipation ⁽¹⁾	P _D	T _A = 25°C 2.0	W
		T _A = 70°C 1.3	
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C
Maximum Junction-to-Ambient ⁽¹⁾ Thermal Resistance	R _{θJA}	62.5	°C/W

Note:
(1) Surface mounted on FR4 board, t ≤ 10 sec.



Dual N-Channel Enhancement-Mode MOSFET

Electrical Characteristics (T_J = 25°C unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	30	–	–	V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	1.0	–	3.0	V
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V	–	–	±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 30V, V _{GS} = 0V	–	–	1	μA
On-State Drain Current ⁽²⁾	I _{D(on)}	V _{DS} ≥ 5V, V _{GS} = 10V	20	–	–	A
Drain-Source On-State Resistance ⁽²⁾	R _{DSON}	V _{GS} = 10V, I _D = 5.8A	–	23.5	37	mΩ
		V _{GS} = 4.5V, I _D = 4.7A	–	32.5	55	
Forward Transconductance ⁽²⁾	g _{fs}	V _{DS} = 15V, I _D = 5.8A	–	16	–	S
Dynamic						
Total Gate Charge	Q _g	V _{DS} = 15V, V _{GS} = 10V I _D = 5.8A	–	15	25	nC
Gate-Source Charge	Q _{gs}		–	2.1	–	
Gate-Drain Charge	Q _{gd}		–	2.8	–	
Turn-On Delay Time	t _{d(on)}	V _{DD} = 15V, R _L = 15Ω I _D ≈ 1A, V _{GEN} = 10V R _G = 6Ω	–	7	16	ns
Rise Time	t _r		–	6	16	
Turn-Off Delay Time	t _{d(off)}		–	25	40	
Fall Time	t _f		–	8	35	
Input Capacitance	C _{iss}	V _{GS} = 0V	–	840	–	pF
Output Capacitance	C _{oss}	V _{DS} = 15V	–	150	–	
Reverse Transfer Capacitance	C _{rss}	f = 1.0MHz	–	80	–	
Source-Drain Diode						
Maximum Diode Forward Current	I _S		–	–	1.7	A
Diode Forward Voltage ⁽²⁾	V _{SD}	I _S = 1.7A, V _{GS} = 0V	–	0.75	1.2	V

Notes: (1) Surface mounted on FR4 board, t ≤ 10 sec.

(2) Pulse test; pulse width ≤ 300 μs,
duty cycle ≤ 2%



Dual N-Channel Enhancement-Mode MOSFET

Ratings and Characteristic Curves ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Fig. 1 – Output Characteristics




Fig. 2 – Transfer Characteristics




Fig. 3 – Threshold Voltage vs. Temperature




Fig. 4 – On-Resistance vs. Drain Current





Fig. 5 – On-Resistance vs. Junction Temperature



Dual N-Channel Enhancement-Mode MOSFET

Ratings and Characteristic Curves ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Fig. 6 – On-Resistance vs. Gate-to-Source Voltage




Fig. 7 – Gate Charge




Fig. 8 – Capacitance





Fig. 9 – Source-Drain Diode Forward Voltage



Dual N-Channel Enhancement-Mode MOSFET

Ratings and Characteristic Curves ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Fig. 10 – Breakdown Voltage vs. Junction Temperature




Fig. 11 – Thermal Impedance




Fig. 12 – Power vs. Pulse Duration




Fig. 13 – Maximum Safe Operating Area

