




Common-Drain Dual N-Channel MOSFET

Low $V_{GS(th)}$ V_{DS} 20V $R_{DS(on)}$ 22m Ω I_D 6.2A

TRENCH
GENFET®

New Product



Mounting Pad Layout

Mechanical Data

Case: TSSOP-8 Package

Terminals: Leads solderable per MIL-STD-750, Method 2026

High temperature soldering guaranteed:
250°C/10 seconds at terminals

Mounting Position: Any

Weight: 0.5g

Features

- Advanced Trench Process Technology
- High Density Cell Design for Ultra Low On-Resistance
- Specially Designed for Li-ion battery packs use
- Designed for battery-switch applications

Maximum Ratings and Thermal Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	20	V
Gate-Source Voltage	V_{GS}	± 12	
Continuous Drain Current ($T_J = 150^\circ\text{C}$) ⁽¹⁾	I_D	6.2	A
Pulsed Drain Current	I_{DM}	30	A
Maximum Power Dissipation ⁽¹⁾	P_D	1.5 0.96	W
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$
Maximum Junction-to-Ambient ⁽¹⁾ Thermal Resistance	$R_{\theta JA}$	83	$^\circ\text{C/W}$



Notes: (1) Surface mounted on FR4 board, $t \leq 10$ sec.

Common-Drain Dual N-Channel MOSFET

Electrical Characteristics (T_J = 25°C unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	20	—	—	V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	0.6	—	—	V
Gate Body Leakage	I _{GSS}	V _{GS} = ± 12V, V _{DS} = 0V	—	—	±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 20V, V _{GS} = 0V	—	—	1	μA
On-State Drain Current ⁽¹⁾	I _{D(on)}	V _{DS} ≥ 5V, V _{GS} = 4.5V	30	—	—	A
Drain-Source On-State Resistance ⁽¹⁾	R _{DS(on)}	V _{GS} = 4.5V, I _D = 6.2A	—	17.5	22	mΩ
		V _{GS} = 2.5V, I _D = 5.3A	—	25	30	
Forward Transconductance ⁽¹⁾	g _{fs}	V _{DS} = 10V, I _D = 6.2A	—	26.5	—	S
Dynamic						
Total Gate Charge	Q _g	V _{DS} = 10V, V _{GS} = 4.5V I _D = 6.2A	—	14	20	nC
Gate-Source Charge	Q _{gs}		—	2.2	—	
Gate-Drain Charge	Q _{gd}		—	3	—	
Turn-On Delay Time	t _{d(on)}	V _{DD} = 10V, R _L = 10Ω I _D = 1A, V _{GEN} = 4.5V R _G = 6Ω	—	11	30	ns
Turn-On Rise Time	t _r		—	15	50	
Turn-Off Delay Time	t _{d(off)}		—	43	100	
Fall Time	t _f		—	22	50	
Input Capacitance	C _{iss}	V _{DS} = 10V, V _{GS} = 0V f = 1.0 MHz	—	1240	—	pF
Output Capacitance	C _{oss}		—	200	—	
Reverse Transfer Capacitance	C _{rss}		—	120	—	
Source-Drain Diode						
Maximum Diode Forward Current	I _S	—	—	—	1.7	A
Diode Forward Voltage	V _{SD}	I _S = 6.2A, V _{GS} = 0V	—	0.8	1.2	V

Note: (1) Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%



Common-Drain Dual N-Channel MOSFET

Ratings and Characteristic Curves ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Fig. 1 – Output Characteristics







Fig. 2 – Transfer Characteristics




**Fig. 3 – Threshold Voltage
vs. Temperature**



**Fig. 4 – On-Resistance vs.
Drain Current**



**Fig. 5 – On-Resistance vs.
Junction Temperature**



Common-Drain Dual N-Channel MOSFET

Ratings and Characteristic Curves ($T_A = 25^\circ\text{C}$ unless otherwise noted)

**Fig. 6 – On-Resistance vs.
Gate-to-Source Voltage**




Fig. 7 – Gate Charge






Fig. 8 – Capacitance



**Fig. 9 – Source-Drain Diode
Forward Voltage**



Common-Drain Dual N-Channel MOSFET

Ratings and Characteristic Curves ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Fig. 10 – Breakdown Voltage vs. Junction Temperature




Fig. 11 – Transient Thermal Impedance




Fig. 12 – Power vs. Pulse Duration




Fig. 13 – Maximum Safe Operating Area

