




Dual N-Channel Enhancement-Mode MOSFET

V_{DS} 30V $R_{DS(ON)}$ 18m Ω I_D 7.8A

TRENCH
GENFET®

New Product



Mechanical Data

Case: SO-8 molded plastic body

Terminals: Leads solderable per MIL-STD-750, Method 2026

High temperature soldering guaranteed: 250°C/10 seconds at terminals

Mounting Position: Any

Weight: 0.5g

Features

- Advanced Trench Process Technology
- High Density Cell Design for Ultra Low On-Resistance
- Specially Designed for Low Voltage DC/DC Converters
- Fast Switching for High Efficiency
- Logic Level

Maximum Ratings and Thermal Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current	I_D	7.8	A
Pulsed Drain Current	I_{DM}	30	
Maximum Power Dissipation ⁽¹⁾	P_D	2.0 1.3	W
$T_A = 25^\circ\text{C}$ $T_A = 70^\circ\text{C}$			
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$
Maximum Junction-to-Ambient ⁽¹⁾ Thermal Resistance	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$

Notes:

(1) Surface mounted on FR4 board, $t \leq 10$ sec.

(2) Pulse test; pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$

Dual N-Channel Enhancement-Mode MOSFET



Electrical Characteristics (T_J = 25°C unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	30	—	—	V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	1.0	—	3.0	V
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V	—	—	±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 30V, V _{GS} = 0V	—	—	1	μA
On-State Drain Current ⁽²⁾	I _{D(on)}	V _{DS} ≥ 5V, V _{GS} = 10V	30	—	—	A
Drain-Source On-State Resistance ⁽²⁾	R _{DS(on)}	V _{GS} = 10V, I _D = 7.8A	—	15.5	18	mΩ
		V _{GS} = 4.5V, I _D = 6.3A	—	20.5	28	
Forward Transconductance ⁽²⁾	g _{fs}	V _{DS} = 15V, I _D = 7.8A	—	27	—	S
Dynamic						
Total Gate Charge	Q _g	V _{DS} = 15V, V _{GS} = 4.5V, I _D = 7.8A	—	19	27	nC
Gate-Source Charge	Q _{gs}	V _{DS} = 15V, V _{GS} = 10V I _D = 7.8A	—	38	54	
Gate-Drain Charge	Q _{gd}		—	5.8	—	
Turn-On Delay Time	t _{d(on)}	V _{DD} = 15V, R _L = 15Ω I _D ≈ 1A, V _{GEN} = 10V R _G = 6Ω	—	10	20	ns
Rise Time	t _r		—	10	20	
Turn-Off Delay Time	t _{d(off)}		—	51	77	
Fall Time	t _f		—	21	38	
Input Capacitance	C _{iss}	V _{GS} = 0V	—	1885	—	pF
Output Capacitance	C _{oss}	V _{DS} = 15V	—	325	—	
Reverse Transfer Capacitance	C _{rss}	f = 1.0MHz	—	180	—	
Source-Drain Diode						
Maximum Diode Forward Current	I _S				1.7	A
Diode Forward Voltage ⁽²⁾	V _{SD}	I _S = 1.7A, V _{GS} = 0V	—	0.75	1.2	V

Notes:

(1) Surface mounted on FR4 board, t ≤ 10 sec.

(2) Pulse test; pulse width ≤ 300 μs,
duty cycle ≤ 2%



Dual N-Channel Enhancement-Mode MOSFET

Ratings and Characteristic Curves ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Fig. 1 – Output Characteristics







Fig. 2 – Transfer Characteristics




**Fig. 3 – Threshold Voltage
vs. Temperature**



**Fig. 4 – On-Resistance
vs. Drain Current**



**Fig. 5 – On-Resistance
vs. Junction Temperature**



Dual N-Channel Enhancement-Mode MOSFET

Ratings and Characteristic Curves ($T_A = 25^\circ\text{C}$ unless otherwise noted)

**Fig. 6 – On-Resistance
vs. Gate-to-Source Voltage**




Fig. 7 – Gate Charge






Fig. 8 – Capacitance



**Fig. 9 – Source-Drain Diode
Forward Voltage**



Dual N-Channel Enhancement-Mode MOSFET

Ratings and Characteristic Curves ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Fig. 10 – Breakdown Voltage vs. Junction Temperature




Fig. 11 – Thermal Impedance




Fig. 12 – Power vs. Pulse Duration




Fig. 13 – Maximum Safe Operating Area

