

119-Bump BGA Commercial Temp Industrial Temp

# 512K x 18, 256K x 36 ByteSafe™ 8Mb S/DCD Sync Burst SRAMs

100 MHz-66 MHz 3.3 V V<sub>DD</sub> 3.3 V and 2.5 V I/O

#### **Features**

- FT pin for user-configurable flow through or pipeline operation
- Single/Dual Cycle Deselect Selectable
- IEEE 1149.1 JTAG Compatible Boundary Scan
- On-chip write parity checking; even or odd selectable
- ZQ mode pin for user-selectable high/low output drive strength
- x16/x32 mode with on-chip parity encoding and error detection
- 3.3 V + 10% / -5% core power supply
- 2.5 V or 3.3 V I/O supply
- LBO pin for Linear or Interleaved Burst mode
- Internal input resistors on mode pins allow floating mode pins
- Default to SCD x18/x36 Interleaved Pipelined mode
- Byte Write  $(\overline{BW})$  and/or Global Write  $(\overline{GW})$  operation
- Common data inputs and data outputs
- · Clock Control, registered, address, data, and control
- Internal self-timed write cycle
- Automatic power-down for portable applications
- 119-bump BGA package

		-11	-11.5	-100	-80	-66
Pipeline	tCycle	10 ns	10 ns	10 ns	12.5 ns	15 ns
3-1-1-1	$t_{KQ}$	4.0 ns	4.0 ns	4.0 ns	4.5 ns	5 ns
	$I_{DD}$	225 mA	225 mA	225 mA	200 mA	185 mA
Flow	t <sub>KQ</sub>			12 ns		
Through	tCycle	15 ns	15 ns	15 ns	15 ns	20 ns
2-1-1-1	$I_{DD}$	180 mA	180 mA	180 mA	175 mA	165 mA

## **Functional Description**

### **Applications**

The GS88218/36B is a 9,437,184-bit high performance synchronous SRAM with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications, ranging from DSP main store to networking chip set support.

#### Controls

Addresses, data  $\overline{I/Os}$ , chip enables  $\overline{(E1)}$  and E2), address burst control inputs  $\overline{(ADSP, ADSC, ADV)}$ , and write control inputs  $\overline{(Bx, BW, GW)}$  are synchronous and are controlled by a positive-edge-triggered clock input (CK). Output enable  $\overline{(G)}$  and power down control (ZZ) are asynchronous inputs. Burst cycles can be initiated with either  $\overline{ADSP}$  or  $\overline{ADSC}$  inputs. In Burst mode, subsequent burst addresses are generated internally and are controlled by  $\overline{ADV}$ . The burst address counter may be configured to count in either linear or interleave order with the Linear Burst Order ( $\overline{LBO}$ ) input. The Burst function need not be used. New addresses can be loaded

on every cycle with no degradation of chip performance.

### Flow Through/Pipeline Reads

The function of the Data Output Register can be controlled by the user via the  $\overline{FT}$  mode bump (Bump 5R). Holding the  $\overline{FT}$  mode pin low places the RAM in Flow Through mode, causing output data to bypass the Data Output Register. Holding  $\overline{FT}$  high places the RAM in Pipeline mode, activating the rising-edge-triggered Data Output Register.

### SCD and DCD Pipelined Reads

The GS88218/36B is a SCD (Single Cycle Deselect) and DCD (Dual Cycle Deselect) pipelined synchronous SRAM. DCD SRAMs pipeline disable commands to the same degree as read commands. SCD SRAMs pipeline deselect commands one stage less than read commands. SCD RAMs begin turning off their outputs immediately after the deselect command has been captured in the input registers. DCD RAMs hold the deselect command for one full cycle and then begin turning off their outputs just after the second rising edge of clock. The user may configure this SRAM for either mode of operation using the SCD mode input on Bump 4L.

### **Byte Write and Global Write**

Byte write operation is performed by using Byte Write enable (BW) input combined with one or more individual byte write signals (Bx). In addition, Global Write (GW) is available for writing all bytes at one time, regardless of the Byte Write control inputs.

### ByteSafe™ Parity Functions

The GS88218/36B features ByteSafe data security functions. See "ByteSafe™ Parity Functions" on page 8 for further information.

### **FLXDrive™**

The ZQ pin allows selection between high drive strength (ZQ low) for multi-drop bus applications and normal drive strength (ZQ floating or high) point-to-point applications. See the **Output Driver Characteristics chart on page 38** for details.

### Sleep Mode

Low power (Sleep mode) is attained through the assertion (High) of the ZZ signal, or by stopping the clock (CK). Memory data is retained during Sleep mode.

### **Core and Interface Voltages**

The GS88218/36B operates on a 3.3 V power supply and all inputs/outputs are 3.3 V- and 2.5 V-compatible. Separate output power ( $V_{DDQ}$ ) pins are used to decouple output noise from the internal circuit.



GS88236 Pad Out

## 119-Bump BGA—Top View

	1	2	3	4	5	6	7
A	$V_{\mathrm{DDQ}}$	<b>A</b> 6	<b>A</b> 7	ADSP	<b>A</b> 8	<b>A</b> 9	$V_{\mathrm{DDQ}}$
В	NC	E2	A4	ADSC	<b>A</b> 15	<b>A</b> 17	NC
С	NC	<b>A</b> 5	Аз	$V_{DD}$	A14	A16	NC
D	DQC4	DQc9	$V_{SS}$	ZQ	$V_{SS}$	DQ <sub>B9</sub>	DQB4
E	DQc3	DQc8	$V_{SS}$	E <sub>1</sub>	$V_{SS}$	DQ <sub>B8</sub>	DQ <sub>B</sub> 3
F	$V_{\mathrm{DDQ}}$	DQc7	$V_{SS}$	G	$V_{SS}$	DQ <sub>B7</sub>	$V_{\mathrm{DDQ}}$
G	DQc2	DQc6	Bc	ADV	Вв	DQB6	DQ <sub>B2</sub>
Н	DQc1	DQc5	$V_{SS}$	GW	$V_{SS}$	DQ <sub>B5</sub>	DQ <sub>B</sub> 1
J	$V_{\mathrm{DDQ}}$	$V_{DD}$	DP	$V_{DD}$	QE	$V_{DD}$	$V_{DDQ}$
K	DQ <sub>D1</sub>	DQ <sub>D5</sub>	$V_{SS}$	CK	$V_{SS}$	DQ <sub>A5</sub>	DQA1
L	DQ <sub>D2</sub>	DQD6	BD	SCD	BA	DQA6	DQA2
M	$V_{\rm DDQ}$	DQ <sub>D78</sub>	$V_{SS}$	BW	$V_{SS}$	DQA7	$V_{DDQ}$
N	DQ <sub>D</sub> 3	DQD8	$V_{SS}$	<b>A</b> 1	$V_{SS}$	DQA8	DQA3
P	DQ <sub>D4</sub>	DQD9	$V_{SS}$	<b>A</b> 0	$V_{SS}$	DQA9	DQA4
R	NC	A2	LBO	$V_{DD}$	FT	<b>A</b> 13	PE
T	NC	NC	<b>A</b> 10	<b>A</b> 11	A12	NC	ZZ
U	$V_{DDQ}Q$	TMS	TDI	TCK	TDO	NC	$V_{DDQ}$



GS88218 Pad Out

## 119-Bump BGA—Top View

	1	2	3	4	5	6	7
A	$V_{DDQ}$	<b>A</b> 6	<b>A</b> 7	ADSP	<b>A</b> 8	<b>A</b> 9	$V_{\rm DDQ}$
В	NC	E2	A4	ADSC	<b>A</b> 15	<b>A</b> 17	NC
С	NC	<b>A</b> 5	Аз	$V_{DD}$	<b>A</b> 14	<b>A</b> 16	NC
D	DQ <sub>B1</sub>	NC	$V_{SS}$	ZQ	$V_{SS}$	DQA9	NC
E	NC	DQB2	$V_{SS}$	E <sub>1</sub>	$V_{SS}$	NC	DQA8
F	$V_{DDQ}$	NC	$V_{SS}$	G	$V_{SS}$	DQA7	$V_{\mathrm{DDQ}}$
G	NC	DQ <sub>B3</sub>	BB	ADV	NC	NC	DQA6
Н	DQB4	NC	$V_{SS}$	GW	$V_{SS}$	DQA5	NC
J	$V_{DDQ}$	$V_{DD}$	DP	$V_{DD}$	QE	$V_{DD}$	$V_{\mathrm{DDQ}}$
K	NC	DQ <sub>B5</sub>	$V_{SS}$	CK	$V_{SS}$	NC	DQA4
L	DQB6	NC	NC	SCD	BA	DQA3	NC
M	$V_{DDQ}$	DQ <sub>B7</sub>	$V_{SS}$	BW	$V_{SS}$	NC	$V_{DDQ}$
N	DQB8	NC	$V_{SS}$	<b>A</b> 1	$V_{SS}$	DQA2	NC
P	NC	DQ <sub>B9</sub>	$V_{SS}$	<b>A</b> 0	$V_{SS}$	NC	DQA1
R	NC	<b>A</b> 2	LBO	$V_{DD}$	FT	<b>A</b> 13	PE
T	NC	<b>A</b> 10	<b>A</b> 11	NC	<b>A</b> 12	<b>A</b> 18	ZZ
U	$V_{\mathrm{DDQ}}$	TMS	TDI	TCK	TDO	NC	$V_{\mathrm{DDQ}}$



## GS88218/36 BGA Pin Description

Pin Location	Symbol	Type	Description
P4, N4	A0, A1	I	Address field LSBs and Address Counter Preset Inputs
A2, A3, A5, A6, B3, B5, B6, C2, C3, C5, C6, R2, R6, T3, T5	An	I	Address Inputs
T4	An	I	Address Inputs (x36 Version)
T2, T6	NC	_	No Connect (x36 Version)
T2, T6	An	I	Address Inputs (x18 Version)
K7, K6, L7, L6, M6, N7, N6, P7, P6 H7, H6, G7, G6, F6, E7, E6, D7, D6 H1, H2, G1, G2, F2, E1, E2, D1, D2 K1, K2, L1, L2, M2, N1, N2, P1, P2	DQA1-DQA9 DQB1-DQB9 DQC1-DQC9 DQD1-DQD9	I/O	Data Input and Output pins (x36 Version)
L5, G5, G3, L3	Ba, Bb, Bc, Bd	1	Byte Write Enable for DQA, DQB, DQc, DQD I/Os; active low (x36 Version)
P7, N6, L6, K7, H6, G7, F6, E7, D6 D1, E2, G2, H1, K2, L1, M2, N1, P2	DQa1–DQa9 DQb1–DQb9	I/O	Data Input and Output pins (x18 Version)
L5, G3	Ва, Вв	I	Byte Write Enable for DQA, DQB Data I/Os; active low ( x18 Version)
P6, N7, M6, L7, K6, H7, G6, E6, D7, D2, E1, F2, G1, H2, K1, L2, N2, P1, G5, L3, T4	NC	_	No Connect (x18 Version)
K4	CK	I	Clock Input Signal; active high
M4	BW	I	Byte Write—Writes all enabled bytes; active low
H4	GW	I	Global Write Enable—Writes all bytes; active low
E4	E <sub>1</sub>	I	Chip Enable; active low
B2	E <sub>2</sub>	I	Chip Enable; active high
F4	G	I	Output Enable; active low
G4	ADV	I	Burst address counter advance enable; active low
A4, B4	ADSP, ADSC	I	Address Strobe (Processor, Cache Controller); active low
T7	ZZ	I	Sleep Mode control; active high
R5	FT	I	Flow Through or Pipeline mode; active low
R3	LBO	I	Linear Burst Order mode; active low
L4	SCD	I	Single Cycle Deselect/Dual Cycle Deselect Mode Control
R7	PE	I	Parity Bit Enable; active low (High = x16/32 Mode, Low = x18/36 Mode)
J3	DP	I	Data Parity Mode Input; 1 = Even, 0 = Odd
J5	QE	0	Parity Error Out; Open Drain Output
D4	ZQ	I	FLXDrive Output Impedance Control (Low = Low Impedance [High Drive], High = High Impedance [Low Drive])
B1, C1, R1, T1, B7, C7, U6	NC	_	No Connect




## GS88218/36 BGA Pin Description

Pin Location	Symbol	Туре	Description
U2	TMS	ļ	Scan Test Mode Select
U3	TDI	I	Scan Test Data In
U5	TDO	0	Scan Test Data Out
U4	TCK	I	Scan Test Clock
J2, C4, J4, R4, J6	$V_{DD}$	I	Core power supply
D3, E3, F3, H3, K3, M3, N3, P3, D5, E5, F5, H5, K5, M5, N5, P5	V <sub>SS</sub>	I	I/O and Core Ground
A1, F1, J1, M1, U1, A7, F7, J7, M7, U7	V <sub>DDQ</sub>	I	Output driver power supply

BPR2000.002.14




## GS88218/36 (PE = 0) Block Diagram



Note: Only x36 version shown for simplicity.



## GS88218/36 (PE = 1) X16x32 Mode Block Diagram



Note: Only x36 version shown for simplicity.




### ByteSafe™ Parity Functions

In x32/x16 mode this RAM features a parity encoding and checking function. It is assumed that the RAM is being used in x32/x16 mode because there is no source for parity bits from the system. So, in x32/x16 mode, the device generates parity and stores it along with written data. It is also assumed that there is no facility for parity checking, so the RAM checks read parity and reports an error in the cycle following parity check.

In x32/x16 mode the device does not drive the 9th data output, even though the internal ByteSafe parity encoding has been activated. A ByteSafe SRAM, used in x32/x16 mode, allows parity protection of data in applications where parity encoding or checking are not otherwise available. As in any system that checks read parity, reads of un-written memory locations may well produce parity errors. Initialization of the memory should be implemented to avoid this issue.

In x18/x36 mode this SRAM includes a write data parity check that checks the validity of data coming into the RAM on write cycles. In Flow Through mode, write data errors are reported in the cycle following the data input cycle. In Pipeline mode, write data errors are reported one clock cycle later. (See timing diagram below.) The Data Parity Mode (DP) pin must be tied high to set the RAM to check for even parity or low to check for odd parity. Read data parity is not checked by the RAM as data validity is best established at the data's destination. The Parity Error Output is an open drain output and drives low to indicate a parity error. Multiple Parity Error Output pins may share a common pull-up resistor.


## x32 Mode (PE = 1) Read Parity Error Output Timing Diagram



Rev: 1.15 5/2001 8/39 © 2000, Giga Semiconductor, Inc.



## x18/x36 Mode (PE = 0) Write Parity Error Output Timing Diagram



BPR 1999.05.18



### **Mode Pin Functions**

Mode Name	Pin Name	State	Function
Durat Order Central	LBO	L	Linear Burst
Burst Order Control	LBO	H or NC	Interleaved Burst
Output Register Control	FT	L	Flow Through
Output Register Control		H or NC	Pipeline
Davier Davin Control	77	L or NC	Active
Power Down Control	ZZ	Н	Standby, I <sub>DD</sub> = I <sub>SB</sub>
Single / Dual Cycle Decelect Central	SCD	L	Dual Cycle Deselect
Single / Dual Cycle Deselect Control	300	H or NC	Single Cycle Deselect
PutoSafa Data Barity Control	DP	L	Check for Odd Parity
ByteSafe Data Parity Control	DP	H or NC	Check for Even Parity
Parity Epoblo	PE	L or NC	Activate 9th I/Os (x18/36 Mode)
Parity Enable	r⊑	Н	Deactivate 9th I/Os (x16/32 Mode)
El VDriva Output Impadance Central	70	L	High Drive (Low Impedance)
FLXDrive Output Impedance Control	ZQ	H or NC	Low Drive (High Impedance)

Note:

There are pull-up devices on the  $\overline{\text{LBO}}$ , ZQ, SCD, DP and  $\overline{\text{FT}}$  pins and a pull down device on the  $\overline{\text{PE}}$  and ZZ pins, so those input pins can be unconnected and the chip will operate in the default states as specified in the above table.

### Enable / Disable Parity I/O Pins

This SRAM allows the user to configure the device to operate in Parity I/O active (x18 or x36) or in Parity I/O inactive (x16 or x32) mode. Holding the  $\overline{PE}$  bump low or letting it float will activate the 9th I/O on each byte of the RAM. Tying  $\overline{PE}$  high deactivates the 9th I/O of each byte, although the bit in each byte of the memory array remains active to store and recall parity bits generated and read into the ByteSafe parity circuits.

### Burst Counter Sequences Linear Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	10	11	00
3rd address	10	11	00	01
4th address	11	00	01	10

Note: The burst counter wraps to initial state on the 5th clock.

### **Interleaved Burst Sequence**

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

Note: The burst counter wraps to initial state on the 5th clock.

BPR 1999.05.18



### **Byte Write Truth Table**

Function	GW	BW	BA	Вв	Bc	Bo	Notes
Read	Н	Н	Х	Х	Х	Х	1
Read	Н	L	Н	Н	Н	Н	1
Write byte a	Н	L	L	Н	Н	Н	2, 3
Write byte b	Н	L	Н	L	Н	Н	2, 3
Write byte c	Н	L	Н	Н	L	Н	2, 3, 4
Write byte d	Н	L	Н	Н	Н	L	2, 3, 4
Write all bytes	Н	L	Ĺ	L	L	L	2, 3, 4
Write all bytes	L	Х	Х	Х	Х	Х	

### Notes:

- 1. All byte outputs are active in read cycles regardless of the state of Byte Write Enable inputs.
- 2. Byte Write Enable inputs BA, BB, Bc, and/or BD may be used in any combination with BW to write single or multiple bytes.
- 3. All byte I/Os remain High-Z during all write operations regardless of the state of Byte Write Enable inputs.
- 4. Bytes "c" and "D" are only available on the x36 version.



### Synchronous Truth Table


Operation	Address Used	State Diagram Key <sup>5</sup>	E <sup>2</sup>	ADSP	ADSC	ADV	W <sup>3</sup>	DQ <sup>4</sup>
Deselect Cycle, Power Down	None	Х	Х	Х	L	Х	Х	High-Z
Deselect Cycle, Power Down	None	Х	F	L	Х	Х	Х	High-Z
Deselect Cycle, Power Down	None	Х	F	Н	L	Х	Х	High-Z
Read Cycle, Begin Burst	External	R	Т	L	Х	Χ	Х	Q
Read Cycle, Begin Burst	External	R	T	Н	L	Х	F	Q
Write Cycle, Begin Burst	External	W	T	Н	L	Х	T	D
Read Cycle, Continue Burst	Next	CR	Χ	Н	Н	L	F	Q
Read Cycle, Continue Burst	Next	CR	Х	Х	Н	L	F	Q
Write Cycle, Continue Burst	Next	CW	Χ	Н	Н	L	T	D
Write Cycle, Continue Burst	Next	CW	Х	Х	Н	L	T	D
Read Cycle, Suspend Burst	Current		Х	Н	Н	Н	F	Q
Read Cycle, Suspend Burst	Current		Х	Х	Н	Н	F	Q
Write Cycle, Suspend Burst	Current		Х	Н	Н	Н	Т	D
Write Cycle, Suspend Burst	Current		Χ	Х	Н	Н	T	D

### Notes:

- 1. X = Don't Care, H = High, L = Low
- 2. E = T (True) if E2 = 1; E = F (False) if E2 = 0
- 3. W = T (True) and F (False) is defined in the Byte Write Truth Table preceding.
- 4.  $\overline{G}$  is an asynchronous input.  $\overline{G}$  can be driven high at any time to disable active output drivers.  $\overline{G}$  low can only enable active drivers (shown as "Q" in the Truth Table above).
- 5. All input combinations shown above are tested and supported. Input combinations shown in gray boxes need not be used to accomplish basic synchronous or synchronous burst operations and may be avoided for simplicity.
- 6. Tying ADSP high and ADSC low allows simple non-burst synchronous operations. See BOLD items above.
- 7. Tying ADSP high and ADV low while using ADSC to load new addresses allows simple burst operations. See *ITALIC* items above.



## **Simplified State Diagram**




### Notes:

- 1. The diagram shows only supported (tested) synchronous state transitions. The diagram presumes  $\overline{G}$  is tied low.
- 2. The upper portion of the diagram assumes active use of only the Enable (E1and E2) and Write (BA, BB, Bc, BD, BW, and GW) control inputs, and that ADSP is tied high and ADSC is tied low.
- 3. The upper and lower portions of the diagram together assume active use of only the Enable, Write, and ADSC control inputs, and assumes ADSP is tied high and ADV is tied low.

Rev: 1.15 5/2001 13/39 © 2000, Giga Semiconductor, Inc.



## Simplified State Diagram with $\overline{G}$



### Notes:

- 1. The diagram shows supported (tested) synchronous state transitions, plus supported transitions that depend upon the use of  $\overline{G}$ .
- 2. Use of "Dummy Reads" (Read Cycles with G High) may be used to make the transition from Read cycles to Write cycles without passing through a Deselect cycle. Dummy Read cycles increment the address counter just like normal Read cycles.
- 3. Transitions shown in gray tone assume  $\overline{G}$  has been pulsed high long enough to turn the RAM's drivers off and for incoming data to meet Data Input Set Up Time.



### **Absolute Maximum Ratings**

(All voltages reference to V<sub>SS</sub>)

Symbol	Description	Value	Unit
V <sub>DD</sub>	Voltage on V <sub>DD</sub> Pins	-0.5 to 4.6	V
$V_{\mathrm{DDQ}}$	Voltage in V <sub>DDQ</sub> Pins	–0.5 to V <sub>DD</sub>	V
V <sub>CK</sub>	Voltage on Clock Input Pin	-0.5 to 6	V
V <sub>I/O</sub>	Voltage on I/O Pins	$-0.5$ to V <sub>DDQ</sub> +0.5 ( $\leq$ 4.6 V max.)	V
V <sub>IN</sub>	Voltage on Other Input Pins	$-0.5 \text{ to V}_{DD} + 0.5 \ (\le 4.6 \text{ V max.})$	V
I <sub>IN</sub>	Input Current on Any Pin	+/–20	mA
l <sub>OUT</sub>	Output Current on Any I/O Pin	+/–20	mA
$P_{D}$	Package Power Dissipation	1.5	W
T <sub>STG</sub>	Storage Temperature	-55 to 125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to 125	°C

#### Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.

### **Recommended Operating Conditions**


Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Supply Voltage	$V_{DD}$	3.135	3.3	3.6	V	
I/O Supply Voltage	$V_{DDQ}$	2.375	2.5	$V_{DD}$	V	1
Input High Voltage	V <sub>IH</sub>	1.7	_	V <sub>DD</sub> +0.3	V	2
Input Low Voltage	V <sub>IL</sub>	-0.3	_	0.8	V	2
Ambient Temperature (Commercial Range Versions)	T <sub>A</sub>	0	25	70	°C	3
Ambient Temperature (Industrial Range Versions)	T <sub>A</sub>	-40	25	85	°C	3

#### Notes:


- 1. Unless otherwise noted, all performance specifications quoted are evaluated for worst case at both 2.75 V  $\leq$  V<sub>DDQ</sub>  $\leq$  2.375 V (i.e., 2.5 V I/O) and 3.6 V  $\leq$  V<sub>DDQ</sub>  $\leq$  3.135 V (i.e., 3.3 V I/O), and quoted at whichever condition is worst case.
- 2. This device features input buffers compatible with both 3.3 V and 2.5 V I/O drivers.
- Most speed grades and configurations of this device are offered in both Commercial and Industrial Temperature ranges. The part number of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- 4. Input Under/overshoot voltage must be –2 V > Vi < V<sub>DD</sub> +2 V with a pulse width not to exceed 20% tKC.



### **Undershoot Measurement and Timing**



### **Overshoot Measurement and Timing**



### Capacitance

$$(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = 3.3 \text{ V})$$

Parameter	Symbol	Test conditions	Тур.	Max.	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0 V	4	5	pF
Input/Output Capacitance	C <sub>I/O</sub>	V <sub>OUT</sub> = 0 V	6	7	pF

Note: These parameters are sample tested.

### **Package Thermal Characteristics**

Rating	Layer Board	Symbol	Max	Unit	Notes
Junction to Ambient (at 200 lfm)	single	$R_{\ThetaJA}$	40	°C/W	1,2
Junction to Ambient (at 200 lfm)	four	$R_{\Theta JA}$	24	°C/W	1,2
Junction to Case (TOP)	_	$R_{\Theta JC}$	9	°C/W	3

### Notes:

- 1. Junction temperature is a function of SRAM power dissipation, package thermal resistance, mounting board temperature, ambient. Temperature air flow, board density, and PCB thermal resistance.
- 2. SCMI G-38-87
- 3. Average thermal resistance between die and top surface, MIL SPEC-883, Method 1012.1




### **AC Test Conditions**

Parameter	Conditions
Input high level	2.3 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	1.25 V
Output reference level	1.25 V
Output load	Fig. 1& 2

### Notes:

- 1. Include scope and jig capacitance.
- 2. Test conditions as specified with output loading as shown in Fig. 1 unless otherwise noted.
- 3. Output Load 2 for  $t_{LZ},\,t_{HZ},\,t_{OLZ}$  and  $t_{OHZ}$
- 4. Device is deselected as defined by the Truth Table.



### **DC Electrical Characteristics**

Parameter	Symbol	Test Conditions	Min	Max
Input Leakage Current (except mode pins)	I <sub>IL</sub>	V <sub>IN</sub> = 0 to V <sub>DD</sub>	–1 uA	1 uA
ZZ Input Current	I <sub>INZZ</sub>	$V_{DD} \ge V_{IN} \ge V_{IH}$ $0 \ V \le V_{IN} \le V_{IH}$	–1 uA –1 uA	1 uA 300 uA
Mode Pin Input Current	I <sub>INM</sub>	$V_{DD} \ge V_{IN} \ge V_{IL}$ $0 \ V \le V_{IN} \le V_{IL}$	–300 uA –1 uA	1 uA 1 uA
Output Leakage Current	I <sub>OL</sub>	Output Disable, V <sub>OUT</sub> = 0 to V <sub>DD</sub>	–1 uA	1 uA
Output High Voltage	V <sub>OH</sub>	$I_{OH} = -8 \text{ mA}, V_{DDQ} = 2.375 \text{ V}$	1.7 V	_
Output High Voltage	V <sub>OH</sub>	$I_{OH} = -8 \text{ mA}, V_{DDQ} = 3.135 \text{ V}$	2.4 V	_
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8 mA	_	0.4 V



## **Operating Currents**

			-1	11	-1′	1.5	-1	00	-8	30	-6	66	
Parameter	Test Conditions	Symbol	0 to 70°C	-40 to 85°C	Unit								
Operating	Device Selected; All other inputs	I <sub>DD</sub> Pipeline	225	235	225	235	225	235	200	210	185	195	mA
Current	$\geq V_{IH}$ or $\leq V_{IL}$ Output open	I <sub>DD</sub> Flow-Thru	180	190	180	190	180	190	175	185	165	175	mA
Standby	ZZ ≥ V <sub>DD</sub> - 0.2V	I <sub>SB</sub> Pipeline	30	40	30	40	30	40	30	40	30	40	mA
Current	22 = V DD 0.2 V	I <sub>SB</sub> Flow-Thru	30	40	30	40	30	40	30	40	30	40	mA
Deselect All other inputs		I <sub>DD</sub> Pipeline	80	90	80	90	80	90	70	80	60	70	mA
Current	$\geq V_{\text{IH}} \text{ or } \leq V_{\text{IL}}$	I <sub>DD</sub> Flow-Thru	65	75	65	75	65	75	55	65	50	60	mA



## **AC Electrical Characteristics**


	Parameter	Symbol	-1	11	-1 <sup>-</sup>	1.5	-1	00	3-	30	-6	66	Unit
	raiailletei	Зуппоот	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Ullit
	Clock Cycle Time	tKC	10	_	10	_	10	_	12.5	_	15	_	ns
Dinalina	Clock to Output Valid	tKQ	_	4.0	_	4.0	_	4.0	_	4.5	_	5.0	ns
Pipeline	Clock to Output Invalid	tKQX	1.5	_	1.5	ı	1.5	1	1.5	_	1.5	ı	ns
	Clock to Output in Low-Z	tLZ <sup>1</sup>	1.5	_	1.5	_	1.5		1.5	_	1.5		ns
	Clock Cycle Time	tKC	15.0	_	15.0	_	15.0	_	15.0	_	20.0	_	ns
Flow-	Clock to Output Valid	tKQ	_	11.0	_	11.5	_	12.0	_	14.0	_	18.0	ns
Thru	Clock to Output Invalid	tKQX	3.0	_	3.0	_	3.0	_	3.0	_	3.0	_	ns
	Clock to Output in Low-Z	tLZ <sup>1</sup>	3.0	_	3.0	_	3.0	_	3.0	_	3.0	_	ns
	Clock HIGH Time	tKH	1.7	_	1.7	_	2	_	2	_	2.3	_	ns
	Clock LOW Time	tKL	2	_	2	_	2.2	_	2.2	_	2.5	_	ns
	Clock to Output in High-Z	tHZ <sup>1</sup>	1.5	4.0	1.5	4.2	1.5	4.5	1.5	4.5	1.5	4.8	ns
	G to Output Valid	tOE	_	4.0	_	4.2	_	4.5	_	4.5	_	4.8	ns
	G to output in Low-Z	tOLZ <sup>1</sup>	0	_	0	_	0	_	0	_	0	_	ns
	G to output in High-Z	tOHZ <sup>1</sup>	_	4.0	_	4.2	_	4.5	_	4.5	_	4.8	ns
	Setup time	tS	1.5	_	2.0	-	2.0	_	2.0	_	2.0	-	ns
	Hold time	tH	0.5	_	0.5	_	0.5	_	0.5	_	0.5	-	ns
	ZZ setup time	tZZS <sup>2</sup>	5	_	5	_	5	_	5	_	5	_	ns
	ZZ hold time	tZZH <sup>2</sup>	1	_	1	_	1	_	1	_	1	_	ns
	ZZ recovery	tZZR	20	_	20	_	20	_	20	_	20	_	ns

### Notes:

- 1. These parameters are sampled and are not 100% tested.
- 2. ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.




## **Write Cycle Timing**






## Flow Through Read Cycle Timing






## Flow Through Read-Write Cycle Timing






## **Pipelined SCD Read - Write Cycle Timing**






## **Pipelined SCD Read Cycle Timing**






## **Pipelined DCD Read Cycle Timing**






## **Pipelined DCD Read-Write Cycle Timing**





### **Sleep Mode Timing Diagram**



### **Application Tips**

### Single and Dual Cycle Deselect

SCD devices force the use of "dummy read cycles" (read cycles that are launched normally, but that are ended with the output drivers inactive) in a fully synchronous environment. Dummy read cycles waste performance, but their use usually assures there will be no bus contention in transitions from reads to writes or between banks of RAMs. DCD SRAMs do not waste bandwidth on dummy cycles and are logically simpler to manage in a multiple bank application (wait states need not be inserted at bank address boundary crossings), but greater care must be exercised to avoid excessive bus contention.

## **JTAG Port Operation**

### Overview

The JTAG Port on this RAM operates in a manner consistent with IEEE Standard 1149.1-1990, a serial boundary scan interface standard (commonly referred to as JTAG), but does not implement all of the functions required for 1149.1 compliance. Some functions have been modified or eliminated because they can slow the RAM. Nevertheless, the RAM supports 1149.1-1990 TAP (Test Access Port) Controller architecture, and can be expected to function in a manner that does not conflict with the operation of Standard 1149.1 compliant devices. The JTAG Port interfaces with conventional TTL / CMOS logic level signaling.

### **Disabling the JTAG Port**

It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless clocked. TCK, TDI, and TMS are designed with internal pull-up circuits. To assure normal operation of the RAM with the JTAG Port unused, TCK, TDI, and TMS may be left floating or tied to either  $V_{DD}$  or  $V_{SS}$ . TDO should be left unconnected.



### **JTAG Pin Descriptions**

Pin	Pin Name	I/O	Description
TCK	Test Clock	In	Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	Test Mode Select	In	The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. An undriven TMS input will produce the same result as a logic one input level.
TDI	Test Data In	ln	The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP Controller state machine and the instruction that is currently loaded in the TAP Instruction Register (refer to the TAP Controller State Diagram). An undriven TDI pin will produce the same result as a logic one input level.
TDO	Test Data Out	Out	Output that is active depending on the state of the TAP state machine. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.

### Note:

This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is held high for five rising edges of TCK. The TAP Controller is also reset automaticly at power-up.

### **JTAG Port Registers**

#### Overview

The various JTAG registers, refered to as TAP Registers, are selected (one at a time) via the sequences of 1s and 0s applied to TMS as TCK is strobed. Each of the TAP Registers are serial shift registers that capture serial input data on the rising edge of TCK and push serial data out on the next falling edge of TCK. When a register is selected it is placed between the TDI and TDO pins.

### Instruction Register

The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle or the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the controller is placed in Test-Logic-Reset state.

#### **Bypass Register**


The Bypass Register is a single-bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAMs JTAG Port to another device in the scan chain with as little delay as possible.

### **Boundary Scan Register**

Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM's input or I/O pins. The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port's TDO pin. The Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. Two TAP instructions can be used to activate the Boundary Scan Register.



### **JTAG TAP Block Diagram**



### Identification (ID) Register

The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.

### **ID Register Contents**

	Die Revision Not Used Code										Used I/O GSI Ted Configuration ID (						EC	Ve	nd					Presence Register								
Bit#	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	1	10	9	8	7	6	5	4	3	2	1	0
x36	Х	Χ	Χ	Χ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	1	0	1	1	0	0	1	1
x32	Х	Χ	Χ	Χ	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	1	1	0	1	1	0	0	1	1
x18	Х	Χ	Χ	Χ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1	1	0	1	1	0	0	1	1
x16	Х	Χ	Χ	Χ	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	1	1	0	1	1	0	0	1	1

### **Tap Controller Instruction Set**


#### Overview

There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific (Private) instructions. Some Public instructions, are mandatory for 1149.1 compliance. Optional Public instructions must be implemented in prescribed ways. Although the TAP controller in this device follows the 1149.1 conventions, it is not 1194.1-compliant because some of the mandatory instructions are not fully implemented. The TAP on this device may be used to monitor all input and I/O pads, but cannot be used to load address, data or control signals into the RAM or to preload the I/O buffers. This device will not perform EXTEST, INTEST or the SAMPLE/PRELOAD command.



When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this device is listed in the following table.

### JTAG Tap Controller State Diagram



### **Instruction Descriptions**

### **BYPASS**

When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE/PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan Register. Because the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the

Rev: 1.15 5/2001 © 2000, Giga Semiconductor, Inc.



TDI and TDO pins. Because the PRELOAD portion of the command is not implemented in this device, moving the controller to the Update-DR state with the SAMPLE / PRELOAD instruction loaded in the Instruction Register has the same effect as the Pause-DR command. This functionality is not Standard 1149.1-compliant.

#### **EXTEST**

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register, whatever length it may be in the device, is loaded with all logic 0s. EXTEST is not implemented in this device. Therefore, this device is not 1149.1-compliant. Nevertheless, this RAM's TAP does respond to an all zeros instruction, as follows. With the EXTEST (000) instruction loaded in the instruction register the RAM responds just as it does in response to the BYPASS instruction described above.

### **IDCODE**

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.

#### SAMPLE-Z

If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.

#### **RFU**

These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.

### **JTAG TAP Instruction Set Summary**

Instruction	Code	Description	Notes
EXTEST	000	Replicates BYPASS instruction. Places Bypass Register between TDI and TDO. This RAM does not implement 1149.1 EXTEST function. *Not 1149.1 Compliant *	1
IDCODE	001	Preloads ID Register and places it between TDI and TDO.	1, 2
SAMPLE-Z	010	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. Forces all RAM output drivers to High-Z.	1
RFU	011	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
SAMPLE/ PRELOAD	100	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. This RAM does not implement 1149.1 PRELOAD function. *Not 1149.1 Compliant *	1
GSI	101	GSI private instruction.	1
RFU	110	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
BYPASS	111	Places Bypass Register between TDI and TDO.	1

#### Notes:

Instruction codes expressed in binary, MSB on left, LSB on right.

2. Default instruction automatically loaded at power-up and in test-logic-reset state.



### JTAG Port Recommended Operating Conditions and DC Characteristics

Parameter	Symbol	Min.	Max.	Unit	Notes
Test Port Input High Voltage	V <sub>IHT</sub>	1.7	V <sub>DD</sub> +0.3	V	1, 2
Test Port Input Low Voltage	V <sub>ILT</sub>	-0.3	0.8	V	1, 2
TMS, TCK and TDI Input Leakage Current	I <sub>INTH</sub>	-300	1	uA	3
TMS, TCK and TDI Input Leakage Current	I <sub>INTL</sub>	-1	1	uA	4
TDO Output Leakage Current	I <sub>OLT</sub>	-1	1	uA	5
Test Port Output High Voltage	V <sub>OHT</sub>	2.4	_	V	6, 7
Test Port Output Low Voltage	V <sub>OLT</sub>	_	0.4	V	6, 8

#### Notes:


- 1. This device features input buffers compatible with both 3.3 V and 2.5 V I/O drivers.
- Input Under/overshoot voltage must be -2 V > Vi < V<sub>DD</sub> +2 V with a pulse width not to exceed 20% tTKC.
- $3. \quad V_{DD} \ge V_{IN} \ge V_{IL}$
- 4.  $0 \text{ V} \leq \text{V}_{IN} \leq \text{V}_{IL}$
- 5. Output Disable,  $V_{OUT} = 0$  to  $V_{DD}$
- 6. The TDO output driver is served by the V<sub>DD</sub> supply.
- 7.  $I_{OH} = -4 \text{ mA}$
- 8.  $I_{OL} = +4 \text{ mA}$

### **JTAG Port AC Test Conditions**

Parameter	Conditions
Input high level	2.3 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	1.25 V
Output reference level	1.25 V

### Notes:


1. Include scope and jig capacitance.



\* Distributed Test Jig Capacitance



## **JTAG Port Timing Diagram**



### **JTAG Port AC Electrical Characteristics**

Parameter	Symbol	Min	Max	Unit
TCK Cycle Time	tTKC	20	_	ns
TCK Low to TDO Valid	tTKQ	_	10	ns
TCK High Pulse Width	tTKH	10	_	ns
TCK Low Pulse Width	tTKL	10	_	ns
TDI & TMS Set Up Time	tTS	5	_	ns
TDI & TMS Hold Time	tTH	5	_	ns



## GS88218/36B BGA Boundary Scan Register

ler	x36 x18		Bu	mp
Order			x36	x18
1	PE		7	R
2	PH = 0		n/a	
3	<b>A</b> 1	0	3T	2T
4	<b>A</b> 1	1	4T 3T	
5	<b>A</b> 1	2	5	Т
6	<b>A</b> 1	3	6	R
7	<b>A</b> 1	4	5	С
8	<b>A</b> 1	5	5	В
9	<b>A</b> 1	6	6	С
10	x36 = DQA9 x32 = NA = 0	NC = 1	6	Р
11	DQ <sub>A8</sub>	NC = 1	7N	
12	DQ <sub>A4</sub>	NC = 1	6M	
13	DQ <sub>A</sub> 3	NC = 1	7L	
14	DQ <sub>A7</sub>	NC = 1	6K	
15	DQA6	DQ <sub>A1</sub>	7	Р
16	DQ <sub>A5</sub>	DQ <sub>A2</sub>	6	N
17	DQ <sub>A2</sub>	DQ <sub>A3</sub>	6	L
18	DQ <sub>A1</sub>	DQA4	7K	
19	ZZ		7T	
20	QI		5	J
21	DQ <sub>B5</sub>	DQ <sub>A5</sub>	6H	
22	DQ <sub>B1</sub>	DQA6	7G	
23	DQ <sub>B2</sub>	DQ <sub>A7</sub>	6F	
24	DQ <sub>B6</sub>	DQA8	7	E
25	DQ <sub>B3</sub>	x18 =DQA9 x16 = NA = 0	7H 6D	
26	DQ <sub>B4</sub>	NC = 1	6	G
27	DQ <sub>B7</sub>	NC = 1	6E	
28	DQ <sub>B8</sub>	NC = 1	7	D
29	x36 = DQ <sub>B9</sub> x32 = NA = 0	<b>A</b> 18	6D	6T

an Register					
Order	x36 x18		Bump		
O			x36	x18	
30	As	9	6	6A	
31	A	3	5	5A	
32	AD	V	4	4G	
33	ADS	SP	4	4A	
34	ADS	SC	4	В	
35	G		4	F	
36	BV	V	4	M	
37	GV	V	4	Н	
38	Cł	<	4	K	
39	PH :	= 0	n,	/a	
40	PH :	= 0	n,	/a	
41	<b>A</b> 1	7	6	6B	
42	B	4	5	5L	
43	B <sub>B</sub>	Вв	5G	3G	
44	Bc	NC = 1	3G	5G	
45	BD	NC = 1	3	L	
46	CE <sub>2</sub>		2	2B	
47	CE <sub>1</sub>		4	4E	
48	<b>A</b> 7		3A		
49	A	3	2A		
50	x36 = DQc9 x32 = NA = 0	NC = 1	2	D	
51	DQc8	NC = 1	1	E	
52	DQc4	NC = 1	2	F	
53	DQc3	NC = 1	1	G	
54	DQc7	NC = 1	2	Н	
55	DQc6	DQ <sub>B1</sub>	1	D	
56	DQc5	DQ <sub>B2</sub>	2	E	
57	DQc2	DQ <sub>B3</sub>	2	G	
58	DQc1	DQ <sub>B4</sub>	1	Н	
59	FT		5R		

Order	x36	x18	Bu	mp
Ö	X30	X10	x36	x18
60	DI	)	3J	
61	SC	D	4L	
62	DQ <sub>D1</sub>	DQ <sub>B5</sub>	2	K
63	DQ <sub>D2</sub>	DQ <sub>B6</sub>	1	L
64	DQ <sub>D5</sub>	DQ <sub>B7</sub>	2	M
65	DQ <sub>D6</sub>	DQ <sub>B8</sub>	1	Ζ
66	DQ <sub>D3</sub>	x18 = DQ <sub>B9</sub> x16 = NA = 0	1K	2P
67	DQ <sub>D4</sub>	NC = 1	2L	
68	DQ <sub>D7</sub> NC =		2N	
69	DQ <sub>D8</sub>	NC = 1	1P	
70	$x36 = DQ_{D9}$ x32 = NA = 0	NC = 1	2P	1K
71	LBO		3R	
72	<b>A</b> 5		2C	
73	A4		3B	
74	Аз		3C	
75	A2		2R	
76	<b>A</b> 1		4N	
77	A <sub>0</sub>		4P	
78	ZQ		4D	


BPR 1999.08.11

### Note:

- 1. The Boundary Scan Register contains a number of registers that are not connected to any pin. They default to the value shown at reset.
- 2. Registers are listed in exit order (i.e., Location 1 is the first out of the TDO pin).
- 3. NC = No Connect, NA = Not Active




## **FLXDrive Output Driver Characteristics**




BPR 2000.02.14




## Package Dimensions—119 Pin BGA



Top View



**Bottom View** 



Side View

### Package Dimensions—119-Pin BGA

Symbol	Description	Min	Nom	Max
Α	Width	13.8	14.0	14.2
В	Length	21.8	22.0	22.2
С	Package Height (including ball)	1	1	2.40
D	Ball Size	0.60	0.75	0.90
Е	Ball Height	0.50	0.60	0.70
F	Package Height (excluding balls)		1.46	1.70
G	Width between Balls	_	1.27	
К	Package Height above board	0.80	0.90	1.00
N	Cut-out Package Width	_	12.00	_
Р	Foot Length	_	19.50	-
R	Width of package between balls	_	7.62	_
S	Length of package between balls		20.32	_
Т	Variance of Ball Height	_	0.15	_

Unit: mm

BPR 1999.05.18



## **Ordering Information for GSI Synchronous Burst RAMs**

Org	Part Number <sup>1</sup>	Туре	Package	Speed <sup>2</sup> (MHz/ns)	T <sub>A</sub> <sup>3</sup>	Status
514K x 18	GS88218B-11	ByteSafe S/DCD Pipeline/Flow Through	BGA	100/11	С	
514K x 18	GS88218B-11.5	ByteSafe S/DCD Pipeline/Flow Through	BGA	100/11.5	С	
514K x 18	GS88218B-100	ByteSafe S/DCD Pipeline/Flow Through	BGA	100/12	С	
514K x 18	GS88218B-80	ByteSafe S/DCD Pipeline/Flow Through	BGA	80/14	С	
514K x 18	GS88218B-66	ByteSafe S/DCD Pipeline/Flow Through	BGA	66/18	С	
256K x 36	GS88236B-11	ByteSafe S/DCD Pipeline/Flow Through	BGA	100/11	С	
256K x 36	GS88236B-11.5	ByteSafe S/DCD Pipeline/Flow Through	BGA	100/11.5	С	
256K x 36	GS88236B-100	ByteSafe S/DCD Pipeline/Flow Through	BGA	100/12	С	
256K x 36	GS88236B-80	ByteSafe S/DCD Pipeline/Flow Through	BGA	80/14	С	
256K x 36	GS88236B-66	ByteSafe S/DCD Pipeline/Flow Through	BGA	66/18	С	
514K x 18	GS88218B-11I	ByteSafe S/DCD Pipeline/Flow Through	BGA	100/11	I	
514K x 18	GS88218B-11.5I	ByteSafe S/DCD Pipeline/Flow Through	BGA	100/11.5	ı	
514K x 18	GS88218B-100I	ByteSafe S/DCD Pipeline/Flow Through	BGA	100/12	I	
514K x 18	GS88218B-80I	ByteSafe S/DCD Pipeline/Flow Through	BGA	80/14	I	
514K x 18	GS88218B-66I	ByteSafe S/DCD Pipeline/Flow Through	BGA	66/18	I	
256K x 36	GS88236B-11I	ByteSafe S/DCD Pipeline/Flow Through	BGA	100/11	I	
256K x 36	GS88236B-11.5I	ByteSafe S/DCD Pipeline/Flow Through	BGA	100/11.5	I	
256K x 36	GS88236B-100I	ByteSafe S/DCD Pipeline/Flow Through	BGA	100/12	I	
256K x 36	GS88236B-80I	ByteSafe S/DCD Pipeline/Flow Through	BGA	80/14	I	
256K x 36	GS88236B-66I	ByteSafe S/DCD Pipeline/Flow Through	BGA	66/18	ı	

#### Notes:

- 1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS88218BT.
- 2. The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.
- 3.  $T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.$
- 4. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (<a href="www.gsitechnology.com">www.gsitechnology.com</a>) for a complete listing of current offerings.



## **8M Synchronous Datasheet Revision History**

DS/DateRev. Code: Old; New	Types of Changes Format or Content	Page;Revisions;Reason	
	Format/Typos	<ul> <li>Last Page/Fixed "GSGS" in Ordering Information Note.</li> <li>Fromatted Pin Outs and Pin Description to new small caps.</li> <li>Formatted Block diagrams to new small caps.</li> <li>Formatted Timing Diagrams to new small caps.</li> <li>Changed "Flow thru" to "Flow Through" in Timing Diagrams.</li> <li>Boundary Scan Register/Formatted to new small caps.</li> </ul>	
<b>GS88218/36B</b> Rev1.04h 5/ 1999; 1.05 9/1999I	Content	<ul> <li>5/Fixed pin description table to match pinouts.</li> <li>Pin Description/Changed chip enables to match pins.</li> <li>Pin Description/Took 4A out of NC x18 row.</li> <li>Pin Description/Reversed 4P and 4N to be consistent with A0 and A1.</li> <li>Pin Description?Changed 2H to 1H in x18 Data I/O's.</li> <li>Boundary Scan Register/Corrected sequence of Data I/O pins.</li> <li>Boundary Scan Register?Minor corrections and comments invisible.</li> </ul>	
<b>GS88218/36B</b> 1.05 9/ 1999I;1.06 11/1999J	Content	<ul> <li>Changed 4J to <u>VDD</u> in Pad out.</li> <li>Changed 5J to QE.</li> <li>First Release of 880 F.</li> </ul>	
<b>GS88218/36B</b> 1.06 11/ 1999J;1.07 11/1999K	content	Changed Bump 3C to 4L on first page to correspond SCD pin in BGA pinout.	
GS8821836 Rev 1.07 11/ 1999; GS8821836 Rev 1.08 3/2000	Content  • Changed speed bin to 150 - 80 Mhz • Correction on page 8. x32 Mode (PE = 0) Changed to (PE = 0) • Correction on page 9. x18/x36 Mode (PE = 1) Changed to (PE = 0)		
GS88218/36B1.0 3/2000; GS88218/36B1.0 3/2000O;	Content	Corrections to AC Electrical Characteristics Table -	
GS88218/36B1.0 3/2000O; 88218_r1_10	Content	<ul> <li>Updated BSR table on page 37 (see order 39 &amp; 60)</li> <li>Updated ADSC, E1 and E2 on timing diagrams on pages 25, 26, &amp; 29</li> </ul>	
88218_r1_10; 88218_r1_11	Content	Updated diagrams on pages 8 & 9	
88218_r1_11; 88218_r1_12	Content	Updated BGA pin description to meet JEDEC standard	



## **8M Synchronous Datasheet Revision History**

DS/DateRev. Code: Old; New	Types of Changes Format or Content	Page;Revisions;Reason	
88218_r1_12; 88218_r1_13	Content/Format	<ul> <li>Deleted 150 MHz references</li> <li>Changed 133 MHz references to 11 ns</li> <li>Changed 117 MHz references to 11.5 ns</li> <li>Used 100 MHz Pipeline mode numbers for 11 ns and 11.5 ns</li> <li>Added 66 MHz speed bin</li> <li>Updated format to comply with Technical Publications standards</li> </ul>	
88218_r1_13; 88218_r1_14	Content	Updated Capitance table—removed Input row and changed Output row to I/O	
88218_r1_14; 88218_r1_15	Content	Updated Synchronous Truth Table (deleted E1 reference)	