GENNUM CORPORATION

GENLINX™ II GS9035
Serial Digital Reclocker

PRELIMINARY DATA SHEET

GS9035

NOT RECOMMENDED FOR NEW DESIGNS

FEATURES

- **adjustment-free operation**
- **auto-rate selection for 5 SMPTE data rates: 143, 177, 270, 360, 540Mb/s**
- **data rate indication output**
- **serial data output mute when PLL is not locked**
- **immune to harmonic locking**
- **operation independent of SAV/EAV sync signals**
- **low jitter, low power**
- **28 pin PLCC packaging**
- **single external VCO resistor for operation with five input data rates**
- **large input jitter tolerance: typically 0.45 UI beyond loop bandwidth**
- **power savings mode (output serial clock disable)**
- **system friendly: serial clock remains active when data outputs muted**
- **robust lock detect**
- **operation down to 30Mb/s**

APPLICATIONS

Clock and Data recovery, and Jitter elimination for all high speed serial digital interface applications involving SMPTE 259M and other data standards.

DESCRIPTION

The GS9035 is a high performance clock and data recovery IC designed for serial digital data. The GS9035 receives either single-ended or differential PECL data and outputs differential PECL clock and retimed data signals.

The GS9035 can operate in either auto or manual rate selection mode. In auto mode the GS9035 is ideal for multi-rate serial data protocols such as SMPTE 259M. In this mode the GS9035 automatically detects and locks onto the incoming data signal. For single rate data systems, the GS9035 can be configured to operate in manual mode. In both modes, the GS9035 requires only one external resistor to set the VCO centre frequency and provides adjustment free operation.

The GS9035 has dedicated pins to indicate LOCK and data rate. In addition, an internal muting function forces the serial data outputs to a static state when input data is not present or when the PLL is not locked. The serial clock outputs can also be disabled resulting in a 10% power savings.

The GS9035 is packaged in a 28 pin PLCC and operates from a single +5 or -5 Volt power supply.

ORDERING INFORMATION

PART NUMBER	PACKAGE	TEMPERATURE
GS9035-CPJ	28 pin PLCC	0°C to 70°C
GS9035-CTJ	28 pin PLCC Tape	0°C to 70°C



BLOCK DIAGRAM

GENNUM CORPORATION P.O. Box 489, Stn. A, Burlington, Ontario, Canada L7R 3Y3
Tel. +1 (905) 632-2996 Fax. +1 (905) 632-5946 E-mail: info@gennum.com
www.gennum.com

ABSOLUTE MAXIMUM RATINGS

PARAMETER	VALUE
Supply Voltage (V_S)	5.5V
Input Voltage Range (any input)	V_{CC} + 0.5 to V_{EE} - 0.5V
Operating Temperature Range	0°C ≤ T_A ≤ 70°C
Storage Temperature Range	-65°C ≤ T_S ≤ 150°C
Lead Temperature (soldering, 10 sec)	260°C

DC ELECTRICAL CHARACTERISTICS

V_{CC} = 5.0V, V_{EE} = 0V, T_A = 0 to 70°C unless otherwise shown.

PARAMETER		SYMBOL	CONDITION	MIN	TYP[4]	MAX	UNITS	NOTES	TEST LEVEL
Supply Voltage		V_{CC}		4.75	5.0	5.25	V		1
Supply Current		I_S	CLK_EN = 0, T_A = 25°C	-	90	110	mA		1
			CLK_EN = 1, T_A = 25°C	-	100	120	mA		1
DDI/$\overline{\text{DDI}}$ Common Mode Input Voltage Range				V_{EE}+(V_{DIFF}/2)	-	V_{CC}-(V_{DIFF}/2)	V	1	1
DDI/$\overline{\text{DDI}}$ Differential Input Drive				200	-	2000	mV		1
SDO/$\overline{\text{SDO}}$, SCO/$\overline{\text{SCO}}$ Output Sink Current			R_L = 75Ω	8.0	10.66	13.33	mA		3
AUTO/$\overline{\text{MAN}}$, SMPTE, SS[2:0] Input Voltage	High			2.0	-	-	V	2	1
	Low			-	-	0.8			
CLK_EN Input Voltage	High			2.5	-	-	V		1
	Low			-	-	0.8			
LOCK Output Sink Current				500	-	-	µA	3	1
SS[2:0] Output Voltage	High			4.4	4.7	-	V	2	1
	Low			-	0.2	0.4			
SS[2:0] Source Current			Auto Mode	180	300	-	µA	2	1
SS[2:0] Sink Current			Auto Mode	0.6	1	-	mA	2	1
SS[2:0] Source Current			Manual Mode	-	-	0	µA	2	1
SS[2:0] Sink Current			Manual Mode	-	0.8	2	µA	2	1

NOTES

1. V_{DIFF} is the differential input signal swing.
2. Pins SS[2:0] are outputs in AUTO mode and inputs in MANUAL mode.
3. LOCK is an open collector output and requires an external pullup resistor.
4. Typical values are parametric norms at 25°C.

TEST LEVELS

1. 100% tested at 25°C.
2. Guaranteed by design.
3. Inferred or co-related value.

AC ELECTRICAL CHARACTERISTICS

V_{CC} = 5.0V, V_{EE} = 0V, T_A = 0 to 70°C unless otherwise shown. R_{LF} = 1kΩ, C_{LF1} = 15nF, C_{LF2} = 5.6pF

PARAMETER	SYMBOL	CONDITION	MIN	TYP[3]	MAX	UNITS	NOTES	TEST LEVEL
Serial Data Rate			143	-	540	Mb/s		1, 4
Residual Jitter		270Mb/s (2^{23} -1)	-	180	-	ps p-p (6 sigma)	See Figs 2-5	5, 6
		270Mb/s (SDI Checkfield)	-	200	-			1, 5
Jitter Transfer Function Peaking		Auto mode 270Mb/s	-	-	0.1	dB		2, 5
Input Jitter Tolerance		270Mb/s beyond loop bandwidth	-	0.45	-	UI p-p		1, 5
Frequency drift when PLL loses lock			-	±15	-	%		2
Lock Time Synchronous Switch		t_{SWITCH} < 0.5µs, 270Mb/s	-	1	-	µs	1	2
		0.5µs < t_{SWITCH} < 10ms	-	1	-	ms		
		t_{SWITCH} > 10ms	-	4	-	ms		
Lock Time Asynchronous Switch		Loop bandwidth = 100kHz	-	10	-	ms	2	2
Carrier Loss Indication Time			2	4	-	µs		2
SDO to SCO Synchronization			-200	0	200	ps		2
SDO/$\overline{SDO}$, SCO/$\overline{SCO}$ Output Signal Swing		75Ω DC load	600	800	1000	mV p-p		1
SDO/$\overline{SDO}$, SCO/$\overline{SCO}$ Rise & Fall Times		20% - 80%, T_A = 25°C	200	-	400	ps		2
Duty Cycle Distortion			-	-	35	ps		2

NOTES

1. Synchronous switching refers to switching the input data from one source to another source which is at the same data rate (ie: line 10 switching for component NTSC).
2. Asynchronous switching refers to switching the input data from one source to another source which is at a different data rate.
3. Typical values are parametric norms at 25°C.

TEST LEVELS

1. 100% tested at 25°C.
2. Guaranteed by design.
3. Inferred or co-related value.
4. SMPTE data rates - 143, 177, 270, 360 and 540Mb/s tested.
5. Evaluated using test setup Figure 1.
6. Q.A. sample tested.

TEST SETUP



Fig. 1 Jitter Measurement Test Setup

PIN CONNECTIONS



PIN DESCRIPTIONS

NUMBER	SYMBOL	TYPE	DESCRIPTION
2	COSC	I	Timing control capacitor for internal system clock.
3	LOCK	O	Lock indication. When HIGH, the GS9035 is locked. LOCK is an open collector output and requires an external 10k pullup resistor.
4	SMPTE	I	SMPTE/Other rate select.
5, 6	DDI/$\overline{\text{DDI}}$	I	Digital data input (Differential ECL/PECL).
10	AUTO/$\overline{\text{MAN}}$	I	Auto or Manual mode select. TTL/CMOS compatible input.
12	LF+	I	Loop filter component connection.
13	LFS	I	Loop filter component connection.
14	LF-	I	Loop filter component connection.
15	R_{VCO}_RTN	I	R_{VCO} return.
16	R_{VCO}	I	Frequency setting resistor.
17	CBG	I	Internal bandgap voltage filter capacitor.
19 - 21	SS[2:0]	I/O	Data rate indication (Auto mode) or data rate select (Manual mode). TTL/CMOS compatible I/O. In auto mode these pins can be left unconnected.
22, 23	SCO/$\overline{\text{SCO}}$	O	Serial clock output. SCO/$\overline{\text{SCO}}$ are differential current mode outputs and require external 75Ω pullup resistors.
24, 25	SDO/$\overline{\text{SDO}}$	O	Serial data output. SDO/$\overline{\text{SDO}}$ are differential current mode outputs and require external 75Ω pullup resistors.
28	CLK_EN	I	Clock enable. When HIGH, the serial clock outputs are enabled.
1,7,8,11,27	V_{EE}	I	Most negative power supply connection.
9	V_{CC1}	I	Most positive power supply connection.
18	V_{CC2}	I	Most positive power supply connection.
26	V_{CC3}	I	Most positive power supply connection.

TYPICAL PERFORMANCE CURVES (V_S = 5V, T_A = 25°C unless otherwise shown.)



Fig. 2 Output Jitter (2^{23}-1 Pattern) 30Mb/s



Fig. 3 Output Jitter (2^{23}-1 Pattern) 143Mb/s



Fig. 4 Output Jitter (2^{23}-1 Pattern) 270Mb/s



Fig. 5 Output Jitter (2^{23}-1 Pattern) 540Mb/s

DETAILED DESCRIPTION

The GS9035 receives either a single-ended or differential PECL serial data stream at the DDI and $\overline{DDI}$ inputs. It locks an internal clock to the incoming data and outputs the differential PECL retimed data signal and recovered clock on outputs SDO/$\overline{SDO}$ and SCO/$\overline{SCO}$, respectively. The timing between the input, output, and clock signals is shown below.



Fig. 6

The GS9035 reclocker contains four main functional blocks: the Phase Locked Loop, Auto/Manual Data Rate Select, Frequency Acquisition, and Logic Circuit.

PHASE LOCKED LOOP (PLL)

The Phase Locked Loop locks the internal PLL clock to the incoming data rate. A simplified block diagram of the PLL is shown below. The main components are the VCO, the phase detector, the charge pump, and the loop filter.



Fig. 7

VCO

The VCO is a differential low phase noise, factory trimmed design that provides increased immunity to PCB noise and precise control of the VCO center frequency. The VCO operates between 30 and 540Mb/s and has a pull range of ±15% about the center frequency. A single low impedance external resistor, R_{VCO}, sets the VCO center frequency (see Figure 8). The low impedance R_{VCO} minimizes thermal noise and reduces the PLL's sensitivity to PCB noise.

For a given R_{VCO} value, the VCO can oscillate at one of two frequencies. When SMPTE = SS0 = logic 1, the VCO center frequency corresponds to the f_L curve. For all other SMPTE/SS0 combinations, the VCO center frequency corresponds to the f_H curve (f_H is approximately 1.5 x f_L).



Fig. 8

The recommended R_{VCO} value for auto rate SMPTE 259M applications is 365Ω.

The VCO and an internal divider generate the PLL clock. Divider moduli of 1, 2, and 4 allow the PLL to lock to data rates from 143Mb/s to 540Mb/s. The divider modulus is set by the AUTO/$\overline{MAN}$, SMPTE, and SS[2:0] pins (see Auto/Manual Data Rate Select section for further details). In addition, a manually selectable modulus 8 divider allows operation at data rates as low as 30Mb/s.

PHASE DETECTOR

The phase detector compares the phase of the PLL clock with the phase of the incoming data signal and generates error correcting timing pulses. The phase detector design provides a linear transfer function between the input phase and output timing pulses maximizing the input jitter tolerance of the PLL.

CHARGE PUMP

The charge pump takes the phase detector output timing pulses and creates a charge packet that is proportional to the system phase error. A unique differential charge pump design insures that the output phase does not drift when data transitions are sparse. This makes the GS9035 ideal for SMPTE 259M applications where pathological signals have data transition densities of 0.05.

LOOP FILTER

The loop filter integrates the charge pump packets and produces a VCO control voltage. The loop filter is comprised of three external components which are connected to pins LF+, LFS, and LF-. The loop filter design is fully differential giving the GS9035 increased immunity to PCB board noise.

The loop filter components are critical in determining the loop bandwidth and damping of the PLL. Choosing these component values is discussed in detail in the DESIGN GUIDELINES section. Recommended values for SMPTE 259M applications are shown in the Typical Application Circuit.

FREQUENCY ACQUISITION

The core PLL is able to lock if the incoming data rate and the PLL clock frequency are within the PLL capture range (which is slightly larger than the loop bandwidth). To assist the PLL to lock to data rates outside of the capture range, the GS9035 uses a frequency acquisition circuit.

The frequency acquisition circuit sweeps the VCO control voltage such that the VCO frequency changes from -10% to +10% of the center frequency. Figure 9 shows a typical sweep waveform.



Fig. 9

The VCO frequency starts at point A and sweeps up attempting to lock. If lock is not established during the up sweep, the VCO is then swept down. The system is designed such that the probability of locking within one cycle period is greater than 0.999. If the system does not lock within one cycle period, it will attempt to lock in the subsequent cycle. In manual mode, the divider modulus is fixed for all cycles. In auto mode, each subsequent cycle is based on a different divider moduli as determined by the internal 3-bit counter.

The average sweep time, t_{swp}, is determined by the loop filter component, C_{LF1}, and the charge pump current, I_{CP}:

$$t_{swp} = \frac{4}{3}\frac{C_{LF1}}{I_{CP}} \quad [\text{seconds}]$$

The nominal sweep time is approximately 121µs when C_{LF1} = 15nF and I_{CP} = 165µA (R_{VCO} = 365Ω).

An internal system clock determines t_{sys} (see the Logic Circuit section).

LOGIC CIRCUIT

The GS9035 is controlled by a finite state logic circuit which is clocked by an asynchronous system clock. That is, the system clock is completely independent of the incoming data rate. The system clock runs at low frequencies, relative to the incoming data rate, and thus reduces interference to the PLL.The period of the system clock is set by the COSC capacitor and is:

$$t_{sys} = 9.6 \times 10^4 \times COSC \quad [\text{seconds}]$$

The recommended value for t_{sys} is 450µs (COSC = 4.7nF)

AUTO/MANUAL DATA RATE SELECT

The GS9035 can operate in either auto or manual data rate select mode. The mode of operation is selected by a single input pin (AUTO/$\overline{\text{MAN}}$).

Auto Mode (AUTO/$\overline{\text{MAN}}$ = 1)

In auto mode, the GS9035 uses a 3-bit counter to automatically cycle through five (SMPTE=1) or three (SMPTE=0) different divider moduli as it attempts to acquire lock. In this mode, the SS[2:0] pins are outputs and indicate the current value of the divider moduli according to the table below. Note that for SMPTE = 0 and divider moduli of 2 and 4, the PLL can correctly lock for two values of SS[2:0].

TABLE 1

AUTO/$\overline{\text{MAN}}$ = 1 (Auto Mode) f_H, f_L = VCO center frequency as per Figure 8			
SMPTE	SS[2:0]	DIVIDER MODULI	PLL CLOCK
1	000	4	$f_H/4$
1	001	2	$f_L/2$
1	010	2	$f_H/2$
1	011	1	f_L
1	100	1	f_H
1	101	-	-
1	110	-	-
1	111	-	-

TABLE 1

AUTO/$\overline{MAN}$ = 1 (Auto Mode) f_H, f_L = VCO center frequency as per Figure 8			
SMPTE	SS[2:0]	DIVIDER MODULI	PLL CLOCK
0	000	4	$f_H/4$
0	001	4	$f_H/4$
0	010	2	$f_H/2$
0	011	2	$f_H/2$
0	100	1	f_H
0	101	-	-
0	110	-	-
0	111	-	-

Manual Mode (AUTO/$\overline{MAN}$ = 0)

In manual mode, the GS9035 divider moduli is fixed. In this mode, the SS[2:0] pins are inputs and set the divider moduli according to Table 2.

TABLE 2

AUTO/$\overline{MAN}$ = 0 (Manual Mode) f_H, f_L = VCO center frequency as per Figure 8			
SMPTE	SS[2:0]	DIVIDER MODULI	PLL CLOCK
1	000	4	$f_H/4$
1	001	2	$f_L/2$
1	010	2	$f_H/2$
1	011	1	f_L
1	100	1	f_H
1	101	8	$f_L/8$
1	110	8	$f_H/8$
1	111	-	-
0	000	4	$f_H/4$
0	001	4	$f_H/4$
0	010	2	$f_H/2$
0	011	2	$f_H/2$
0	100	1	f_H
0	101	1	f_H
0	110	8	$f_H/8$
0	111	-	-

LOCKING

The GS9035 indicates lock when three conditions are satisfied:

1. input data is detected
2. the incoming data signal and the PLL clock are phase locked
3. the system is not locked to a harmonic

The GS9035 defines the presence of input data when at least one data transition occurs every 1µs.

The GS9035 assumes that it is NOT locked to a harmonic if the pattern '101' or '010' (in the reclocked data stream) occurs at least once every $t_{sys}/3$ seconds. Using the recommended component values, this corresponds to approximately 150µs. (In an harmonically locked system, all bit cells are double clocked and the above patterns become '110011' and '001100', respectively.)

LOCK TIME

The lock time of the GS9035 depends on whether the input data is switching synchronously or asynchronously. Synchronous switching refers to the case where the input data is changed from one source to another source which is at the same data rate (but different phase). Asynchronous switching refers to the case where the input data to the GS9035 is changed from one source to another source which is at a different data rate.

When input data to the GS9035 is removed, the GS9035 latches the current state of the counter (divider modulus). Therefore, when data is reapplied, the GS9035 begins the lock procedure at the previous locked data rate. As a result, in synchronous switching applications, the GS9035 locks very quickly. The nominal lock time depends on the switching time and is summarized in the table below:

TABLE 3

SWITCHING TIME	LOCK TIME
<0.5µs	10µs
0.5µs - 10ms	$2t_{sys}$
> 10ms	$2T_{cycle} + 2t_{sys}$

In asynchronous switching applications (including power up) the lock time is determined by the frequency acquisition circuit as described above. In manual mode, the frequency acquisition circuit may have to sweep over an entire cycle (depending on initial conditions) to acquire lock resulting in a maximum lock time of $2T_{cycle} + 2t_{sys}$. In auto tune mode, the maximum lock time is $6T_{cycle} + 2t_{sys}$ since the frequency

acquisition circuit may have to cycle through 5 possible counter states (depending on initial conditions) to acquire lock. The nominal value of T_{cycle} for the GS9035 operating in a typical SMPTE 259M application is approximately 1.3ms.

The GS9035 has a dedicated LOCK output (pin 3) indicating when the device is locked. It should be noted that in synchronous switching applications where the switching time is less than 0.5µs, the LOCK output will NOT be de-asserted and the data outputs will NOT be muted.

OUTPUT DATA MUTING

The GS9035 internally mutes the SDO and $\overline{SDO}$ outputs when the device is not locked. When muted, SDO/$\overline{SDO}$ are latched providing a logic state to the subsequent circuit and avoiding a condition where noise could be amplified and appear as data. The output data muting timing is shown in Figure 10.



Fig. 10

CLOCK ENABLE

When CLK_EN is high, the GS9035 SCO/$\overline{SCO}$ outputs are enabled. When CLK_EN is low, the SCO/$\overline{SCO}$ outputs are tri-stated and float to V_{CC}. Disabling the clock outputs results in a power savings of 10%. It is recommended that the CLK_EN input be hard wired to the desired state. For applications which do not require the clock output, CLK_EN should be connected to Ground and the SCO/$\overline{SCO}$ outputs should be connected to V_{CC}.

STRESSFUL DATA PATTERNS

All PLL's are susceptible to stressful data patterns which can introduce bit errors in the data stream. PLL's are most sensitive to patterns which have long run lengths of 0's or 1's (low data transition densities for a long period of time). The GS9035 has been designed to operate with low data transition densities such as the SMPTE 259M pathological signal (data transition density = 0.05).

PLL DESIGN GUIDELINES

The performance of the GS9035 is primarily determined by the PLL. Thus, it is important that the system designer is familiar with the basic PLL design equations.

A model of the GS9035 PLL is shown below. The main components are the phase detector, the VCO, and the external loop filter components.



Fig. 11

The transfer function of the PLL is defined as $Ø_o/Ø_i$ and can be approximated as:

$$\frac{Ø_o}{Ø_i} = \frac{sC_{LF1}R_{LF} + 1}{\left[s\left(C_{LF1}R_{LF} - \frac{L}{R_{LF}}\right) + 1\right]} \frac{1}{\left[s^2C_{LF2}L + s\frac{L}{R_{LF}} + 1\right]}$$

Equation 1

where:

$$L = \frac{N}{DI_{CP}K_f}$$

N is the divider modulus

D is the data density (=0.5 for NRZ data)

I_{CP} is the charge pump current in Amps

K_f is the VCO gain in Hz/V

This response has 1 zero (w_Z) and three poles (w_{P1}, w_{BW}, w_{P2}) where:

$$w_Z = \frac{1}{C_{LF1}R_{LF}}$$

$$w_{P1} = \frac{1}{C_{LF1}R_{LF} - \frac{L}{R_{LF}}}$$

$$w_{BW} = \frac{R_{LF}}{L}$$

$$w_{P2} = \frac{1}{C_{LF2}R_{LF}}$$

The bode plot for this transfer function is plotted in Figure 12.



Fig. 12

The 3dB bandwidth of the transfer function is approximately:

$$w_{3dB} = \frac{w_{BW}}{\sqrt{1 - 2\frac{w_{BW}}{w_{P2}} + \frac{(w_{BW}/w_{P2})^2}{1 - 2\frac{w_{BW}}{w_{P2}}}}} \approx \frac{w_{BW}}{0.78}$$

Transfer Function Peaking

There are two causes of peaking in the PLL transfer function given by Equation 1.

The first is the quadratic:

$$s^2 C_{LF2} L + s\frac{L}{R_{LF}} + 1$$

which has:

$$w_O = \frac{1}{\sqrt{C_{LF2} L}} \quad \text{and} \quad Q = R_{LF}\sqrt{\frac{C_{LF2}}{L}}$$

This response is critically damped for Q = 0.5.

Thus, to avoid peaking:

$$R_{LF}\sqrt{\frac{C_{LF2}}{L}} < \frac{1}{2}$$

or

$$\frac{1}{R_{LF} C_{LF2}} \frac{L}{R_{LF}} > 4$$

Therefore,

$w_{P2} > 4\ w_{BW}$

However, it is desirable to keep w_{P2} as low as possible to reduce the high frequency content on the loop filter.

The second is the zero-pole combination:

$$\frac{sC_{LF1}R_{LF} + 1}{s\left(C_{LF1}R_{LF} - \frac{L}{R_{LF}}\right) + 1} = \frac{\frac{s}{w_Z} + 1}{\frac{s}{w_{P1}} + 1}$$

This causes lift in the transfer function given by:

$$20\ \text{LOG}\frac{w_{P1}}{w_Z} = 20\ \text{LOG}\frac{1}{1 - \frac{w_Z}{w_{BW}}}$$

To keep peaking to less than 0.05dB:

$w_Z < 0.0057\ w_{BW}$

SELECTION OF LOOP FILTER COMPONENTS

Based on the above analysis, the loop filter components should be selected for a given PLL bandwidth, f_{3dB}, as follows:

1. Calculate $L = \frac{2N}{I_{CP} K_f}$

   where:

   I_{CP} is the charge pump current and is a function of the R_{VCO} resistor and is obtained from Figure 13.

   K_f = 90MHz/V for VCO frequencies corresponding to the f_L curve

   K_f = 140MHz/V for VCO frequencies corresponding to the f_H curve

   N is the divider modulus

   (f_L, f_H and N can be obtained from Table 1 or Table 2)

2. Choose $R_{LF} = 2(3.14)\ f_{3dB}\ (0.78)L$

3. Choose $C_{LF1} = 174\ L / (R_{LF})^2$

4. Choose $C_{LF2} = L/4(R_{LF})^2$



Fig. 13

SPICE SIMULATIONS

More detailed analysis of the GS9035 PLL can be done using SPICE. A SPICE model of the PLL is shown below:



NOTE: PHII, PHIO, LF and 1 are node names in the SPICE netlist.

Fig. 14

The model consists of a voltage controlled current source (G1), the loop filter components (R_{LF}, C_{LF1}, and C_{LF2}), a voltage controlled voltage source (E1), and a voltage source (V1). R2 is necessary to create a DC path to ground for Node 1.

V1 is used to generate the input phase waveform. G1 compares the input and output phase waveforms and generates the charge pump current, I_{CP}. The loop filter components integrate the charge pump current to establish the loop filter voltage. E1 creates the output phase waveform (PHIO) by multiplying the loop filter voltage by the value of the Laplace transform ($2pK_f/Ns$).

The netlist for the model is given below. The .PARAM statements are used to set values for I_{CP}, K_f, N, and D. I_{CP} is determined by the R_{VCO} resistor and is obtained from Figure 13.

```
SPICE NETLIST * GS9035 PLL Model
.PARAM ICP = 165E-6 KF= 90E+6
.PARAM N = 1 D = 0.5
.PARAM PI = 3.14
.IC V(Phio) = 0
.ac dec 30 1k 10meg
RLF 1 LF 1000
CLF1 1 0 15n
CLF2 0 LF 15p
E_LAPLACE1 Phio 0 LAPLACE {V(LF)} {(2*PI*KF)/(N*s)}
G1 0 LF VALUE{D * ICP/(2*pi)*V(Phii, Phio)}
V1 2 0 DC 0V AC 1V
R2 0 1 1g
.END
```

I/O DESCRIPTION

High Speed Inputs (DDI/$\overline{DDI}$)

DDI/$\overline{DDI}$ are high impedance inputs which accept differential or single-ended input drive. Two conditions must be observed when interfacing to these inputs:

1. Input signal amplitudes are between 200 and 2000mV
2. The common mode input voltage range is as specified in the DC Characteristics table.

Commonly used interface examples are shown in Figures 15 through to Figure 16.

Figure 15 illustrates the simplest interface to the GS9035. In this example, the driving device generates the PECL level signals (800mV amplitudes) having a common mode input range between 0.4 and 4.6V. This scheme is recommended when the trace lengths are less than 1 in. The value of the resistors and the DC connection (V_{CC} or Ground), depends on the output driver circuitry of the previous device.



Fig. 15

When trace lengths become greater than 1 in, controlled impedance traces should be used. The recommended interface is shown in Figure 16. In this case, a parallel resistor (R_{LOAD}) is placed near the GS9035 inputs to terminate the controlled impedance trace. The value of R_{LOAD} should be 2 times the value of the characteristic impedance of the trace. In addition, series resistors, R_{SOURCE}, can be placed near the driving chip to serve as source terminations. They should be equal to the value of the trace impedance. Assuming 800mV output swings at the driver, R_{LOAD} =100Ω, R_{SOURCE} =50Ω and Z_O = 50Ω.



Fig. 16

Figure 17 shows the recommended interface when the GS9035 is driven single-endedly. In this case, the input must be ac-coupled and a matching resistor (Z_O) must be used.



Fig. 17

High Speed Outputs (SDO/$\overline{\text{SDO}}$ and SCO/$\overline{\text{SCO}}$)

SDO/$\overline{\text{SDO}}$ and SCO/$\overline{\text{SCO}}$ are current mode outputs that require external pullups (see Figure 18). The output signal swings are 800mV when 75Ω resistors are used. A diode can be placed between V_{CC} and the pullups to shift the signal levels down by approximately 0.7 volts. When the output traces are longer than 1 in, controlled impedance traces should be used. The pullup resistors should be placed at the end of the output traces as they terminate the trace in its characteristic impedance (75Ω).



Fig. 18

TYPICAL APPLICATION CIRCUIT

The figure below shows the GS9035 connected in a typical auto rate select SMPTE 259M application. Table 4 summarizes the relevant system parameters.



TABLE 4:

R_{VCO} = 365Ω, f_H = 540MHz, f_L = 360MHz			
SMPTE	SS[2:0]	DATA RATE (Mb/s)	LOOP BANDWIDTH
1	000	143	860kHz
1	001	177	1.40MHz
1	010	270	1.7MHz
1	011	360	3.0MHz
1	100	540	4.0MHz

PACKAGE DIMENSIONS



28 pin PLCC

CAUTION
ELECTROSTATIC
SENSITIVE DEVICES
DO NOT OPEN PACKAGES OR HANDLE
EXCEPT AT A STATIC-FREE WORKSTATION

DOCUMENT IDENTIFICATION
PRELIMINARY DATA SHEET
The product is in a preproduction phase and specifications are subject to change without notice.

REVISION NOTES:
Updated Loop Filter Components in Typical Application Circuit.

For latest product information, visit www.gennum.com

GENNUM CORPORATION

MAILING ADDRESS:
P.O. Box 489, Stn. A, Burlington, Ontario, Canada L7R 3Y3
Tel. +1 (905) 632-2996 Fax. +1 (905) 632-5946

SHIPPING ADDRESS:
970 Fraser Drive, Burlington, Ontario, Canada L7L 5P5

GENNUM JAPAN CORPORATION
C-101, Miyamae Village, 2-10-42 Miyamae, Suginami-ku
Tokyo 168-0081, Japan
Tel. +81 (03) 3334-7700 Fax. +81 (03) 3247-8839

GENNUM UK LIMITED
25 Long Garden Walk, Farnham, Surrey, England GU9 7HX
Tel. +44 (0)1252 747 000 Fax +44 (0)1252 726 523