

Absolute Maximum Ratings (T_A = 25°C)

Storage Temperature Range -65°C to +150°C
 Supply (V_{IN}) 6V
 Ambient Operating Temperature -40°C to +85°C

Output Pins -0.3V below GND, +0.3V above VDD
 Operating Junction Temperature 135°C
 Peak Output Current 9A

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: T_J = T_C = T_A







Electrical Specifications V_{DD} = V_{IN} = 5V, C_{OSC} = 1nF, C_{SLOPE} = 470pF, T_A = 25°C unless otherwise specified.

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
GENERAL						
I _{DD}	V _{DD} Supply Current	OUTEN = 4V, F _{OSC} = 120kHz		11	25	mA
I _{DDOFF}	V _{DD} Standby Current	OUTEN = 0		0.1		mA
I _{VIN}	V _{IN} No Load Current	OUTEN = 0		3	5	mA
V _{OUT1}	Output Initial Accuracy	VCC2DET = 4V, IL = 3A	3.450	3.500	3.550	V
V _{OUT2}	Output Initial Accuracy	VCC2DET = 0V, IL = 3A R3 = 150Ω, R4 = 100Ω	2.450	2.500	2.550	V
V _{OUTLINE}	Output line Regulation	VDD = 5V, ±10%	-1		1	%
V _{OUTLOAD}	Output Load Regulation	0A < I _{LOAD} < 6A, Relative to IL = 3A. Continuous Mode of Operation	-1		1	%
R _{SHORT}	Short Circuit Load Resistance	IL = 6A Prior to Continuous Application of R _{SHORT} . OUTEN Connected to OT.		100		mΩ
I _I MAX	Current Limit			9		A
V _{OUTTC}	Output Tempco	-40°C < T _A < 85°C		±1		%
T _{OT}	Over Temperature Threshold			135		°C
T _{HYS}	Over Temperature Hysteresis			40		°C
V _{PWRGD}	Power Good Threshold Relative to Programmed Output Voltage	VCC2SEL = 4V, V _{OUT} = 3.50V	±6	±10	±14	%
V _{DDOFF}	Minimum VDD for Shutdown		3.15			V
V _{DDON}	Maximum VDD for Startup				4.15	V
V _{HYS}	Input Hysteresis	V _{HYS} = V _{DDON} - V _{DDOFF}		0.5		V
M _{SS}	Soft start slope			7		V/ns
D _{MAX}	Maximum duty cycle			96		%
CONTROLLER - INPUTS						
I _{PUP}	VCC2DET, OUTEN Pull Up Current	VCC2DET, OUTEN = 0	10	14	18	μA
I _{CSLOPE}	Cslope Charging Current		23	28.5	34	μA
IFB1	FB1 Input Pull Up Current			2		μA
R _{OT}	Over Temperature Pull Up Resistance	OT = 0V	30	40	50	kΩ
V _{IH}	VCC2DET, OUTEN Input High		4			V
V _{IL}	VCC2DET, OUTEN Input Low				.8	V
V _{OH} PWGD	Powergood Drive High	I _{Load} = 1mA	3.5			V
V _{OL} PWGD	Powergood Drive Low	I _{Load} = -1mA			1.0	V







Electrical Specifications $V_{DD} = V_{IN} = 5V$, $C_{OSC} = 1nF$, $C_{SLOPE} = 470pF$, $T_A = 25^{\circ}C$ unless otherwise specified. (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
CONTROLLER - REFERENCE						
V_{REF}	Reference Accuracy	$I_{REF} = 0$	1.247	1.260	1.273	V
V_{REFTC}	Reference Voltage Tempco			50		ppm/ $^{\circ}C$
$V_{REFLOAD}$	Reference Load Regulation	$0 < I_{LOAD} < 100\mu A$	0.5		0.5	%/ $^{\circ}C$
CONTROLLER - DOUBLER						
V_{C2V}	Voltage Doubler Output	$V_{DD} = 5V$, $I_{LOAD} = 10mA$	7.5	8.1	8.7	V
CONTROLLER - OSCILLATOR						
F_{RAMP}	Oscillator Ramp Amplitude			1.2		V
$I_{OSC CHG}$	Oscillator Charge Current	$0.2V < V_{OSC} < 1.4V$		150		μA
$I_{OSC DIS}$	Oscillator Discharge Current	$0.2V < V_{OSC} < 1.4V$		5		mA
F_{OSC}	Oscillator initial accuracy		100	120	140	kHz
t_{sync}	Minimum oscillator sync width			50		ns
POWER - FET						
I_{LEAK}	LX Output Leakage to VSS	$LX = 0V$			100	μA
R_{DSON}	Composite FET Resistance		18		30	$m\Omega$
R_{DSONTC}	R_{DSON} Tempco			0.1		$m\Omega/^{\circ}C$
t_{BRM}	FET break before make delay			10		ns
t_{LEB}	High side FET minimum on time (LEB)			140		ns







Typical Performance Curves




Typical Performance Curves (Continued)



Typical Performance Curves (Continued)



Typical Performance Curves (Continued)



Pin Descriptions

I = INPUT, O = OUTPUT, S = SUPPLY

PIN NUMBER	PIN NAME	PIN TYPE	FUNCTION
1	FB1	I	Voltage feedback pin for the buck regulator. Active when VCC2DET is logic low. Normally connected to external resistor divider between VOUT and GND. A 2μA pull-up current forces VOUT to VSS in the event that FB1 is floating and VCC2DET is inadvertently connected to GND.
2	CREF	I	Bandgap reference bypass capacitor. Typically 0.1μF to VSS.
3	CSLOPE	I	Slope compensation capacitor. Ramp width corresponds to LX duty cycle. CSLOPE to COSC ratio is normally 1:1.5.
4	COSC	I	Oscillator timing capacitor. F _{OSC} (Hz) can be approximated by: F _{OSC} (Hz) = 0.0001/C _{OSC} . C _{OSC} in Farads.
5	VDD	S	Power Supply for PWM control circuitry. Normally the same potential as VIN.
6	VIN	S	Power supply for the buck regulator. Connected to the drain of the high-side NMOS FET.
7	VSSP	S	Ground return for the buck regulator. Connected to the source of the low-side synchronous NMOS FET.
8	VIN	S	Same as pin 6.
9	VSSP	S	Same as pin 7.
10	VSSP	S	Same as pin 7.
11	VSSP	S	Same as pin 7.
12	VSSP	S	Same as pin 7.
13	VCC2DET	I	VCC2DET interface logic input. When driven to logic 1 V _{OUT} = 3.500V. When driven to logic 0 the PWM uses FB1 to determine V _{OUT} : V _{OUT} = 1.0V*(1+R3/R4).
14	OUTEN	I	The switching regulator output is enabled when logic 1. The reference voltage output operates whenever the power supply is qualified (VDD>VPOR) regardless of the state of this pin.
15	OT	O	Over temperature indicator. Normally high. Pulls low when die temperature exceeds 135°C, returns to the high state when die temperature has cooled to 100°C.
16	PWRGD	O	Power good window comparator output. Logic 1 when regulator output is within ±10% of programmed voltage.
17	TEST	I	Test pin. Must be connected to VSSP in normal operation.
18	VSSP	S	Same as pin 7.
19	VSSP	S	Same as pin 7.
20	LX	O	Inductor drive pin. High current switching output whose average voltage equals the regulator output voltage.

Applications Information

Circuit Description

General

The EL7558B is a fixed frequency, current mode controlled DC:DC converter with integrated N-channel power MOSFETS and a high precision reference. The device incorporates all of the active circuitry required to implement a cost effective, user-programmable 8A synchronous buck converter suitable for use in CPU power supplies. By combining HSOP packaging technology with an efficient synchronous switching architecture, high power outputs (30W) can be realized without the use of externally attached heat sinks.

Theory of Operation

The EL7558B is composed of 7 major blocks:

1. PWM Controller
2. Output Voltage Mode Select
3. NMOS Power FETS and Drive Circuitry
4. Bandgap Reference
5. Oscillator
6. Temperature Sensor
7. Power Good and Power On Reset

PWM Controller

The EL7558B regulates output voltage through the use of current-mode controlled pulse width modulation. The three main elements in a PWM controller are the feedback loop and reference, a pulse width modulator whose duty cycle is controlled by the feedback error signal, and a filter which averages the logic level modulator output. In a step-down (buck) converter, the feedback loop forces the time-averaged output of the modulator to equal the desired output voltage. Unlike pure voltage-mode control systems current-mode control utilizes dual feedback loops to provide both output voltage and inductor current information to the controller. The voltage loop minimizes DC and transient errors in the output voltage by adjusting the PWM duty-cycle in response to changes in line or load conditions. Since the output voltage is equal to the time-average of the modulator output the relatively large LC time constants found in power supply applications generally results in low bandwidth and poor transient response. By directly monitoring changes in inductor current via a series sense resistor the controller's response time is not entirely limited by the output LC filter and can react more quickly to changes in line or load conditions. This feed-forward characteristic also simplifies AC loop compensation since it adds a zero to the overall loop response. Through proper selection of the current-feedback to voltage-feedback ratio, the overall loop response will approach a one pole system. The resulting system offers several advantages over traditional voltage control systems, including simpler loop compensation, pulse by pulse current

limiting, rapid response to line variation and good load step response.

The heart of the controller is a triple-input direct summing comparator which sums voltage feedback, current feedback and slope compensating ramp signals together. Slope compensation is required to prevent system instability which occurs in current-mode topologies operating at duty-cycles greater than 50% and is also used to define the open-loop gain of the overall system. The compensation ramp amplitude is user adjustable and is set using a single external capacitor (CSLOPE). Each comparator input is weighted and determines the load and line regulation characteristics of the system. Current feedback is measured by sensing the inductor current flowing through the high-side switch whenever it is conducting. At the beginning of each oscillator period the high-side NMOS switch is turned on and CSLOPE ramps positively from its reset state (VREF potential). The comparator inputs are gated off for a minimum period of time (LEB) after the high-side switch is turned on to allow the system to settle. The Leading Edge Blanking (LEB) period prevents the detection of erroneous voltages at the comparator inputs due to switching noise. When programming low regulator output voltages the LEB delay will limit the maximum operating frequency of the circuit since the LEB will result in a minimum duty-cycle regardless of the PWM error voltage. This relationship is shown in the performance curves. If the inductor current exceeds the maximum current limit (I_{LMAX}), a secondary over-current comparator will terminate the high-side switch. If I_{LMAX} has not been reached, the regulator output voltage is then compared to the reference voltage VREF. The resultant error voltage is summed with the current feedback and slope compensation ramp. The high-side switch remains on until all three comparator inputs have summed to zero, at which time the high-side switch is turned off and the low-side switch is turned on. In order to eliminate cross-conduction of the high-side and low-side switches a 10ns break-before-make delay is incorporated in the switch driver circuitry. In the continuous mode of operation the low-side switch will remain on until the end of the oscillator period. In order to improve the low current efficiency of the EL7558B, a zero-crossing comparator senses when the inductor transitions through zero. Turning off the low-side switch at zero inductor current prevents forward conduction through the internal clamping diodes (LX to VSSP) when the low-side switch turns off, reducing power dissipation. The output enable (OUTEN) input allows the regulator output to be disabled by an external logic control signal.

Output Voltage Mode Select

The VCC2DET multiplexes the FB1 and FB2 pins to the PWM controller. A logic 1 on VCC2DET selects the FB2 input and forces the output voltage to the internally programmed value of 3.50V. A logic zero on VCC2DET

selects FB1 and allows the output to be programmed from 1.0 to 3.8V. In general:

$$V_{OUT} = 1.0V \times \left(1 + \frac{R_3}{R_4}\right) \times \text{Volt}$$

However, due to the relatively low open loop gain of the system, gain errors will occur as the output voltage and loop-gain are changed. This is shown in the performance curves. (The output voltage is factory trimmed to minimize error at a 2.50V output). A 2μA pull-up current from FB1 to VIN forces VOUT to GND in the event that FB1 is not used and the VCC2DET is inadvertently toggled between the internal and external feedback mode of operation.

NMOS Power FETS and Drive Circuitry

The EL7558B integrates low resistance (25mΩ) NMOS FETS to achieve high efficiency at 8A. Gate drive for both the high-side and low-side switches is derived through a charge pump consisting of the CP pin and external components D1-D3 and C5-C6. The CP output is a low resistance inverter driven at one-half the oscillator frequency. This is used in conjunction with D2-D3 to generate a 7.5V (typical) voltage on the C2V pin which provides gate drive to the low-side NMOS switch and associated level shifter. In order to use an NMOS switch for the high-side drive it is necessary to drive the gate voltage above the source voltage (LX). This is accomplished by boot-strapping the VHI pin above the C2V voltage with capacitor C6 and diode D1. When the low-side switch is turned on the LX voltage is close to GND potential and capacitor C6 is charged through diodes D1-D3 to approximately 6.9V. At the beginning of the next cycle the high side switch turns on and the LX pin begins to rise from GND to VDD potential. As the LX pin rises the positive plate of capacitor C6 follows and eventually reaches a value of approximately 11.2V, for VDD=5V. This voltage is then level shifted and used to drive the gate of the high-side FET, via the VHI pin.

Reference

A 1% temperature compensated band gap reference is integrated in the EL7558B. The external CREF capacitor acts as the dominant pole of the amplifier and can be increased in size to maximize transient noise rejection. A value of 0.1μF is recommended.

Oscillator

The system clock is generated by an internal relaxation oscillator with a maximum duty-cycle of approximately 96%. Operating frequency can be adjusted through the COSC pin or can be driven by an external clock source. If the oscillator is driven by an external source, care must be taken in the selection of CSLOPE. Since the COSC and CSLOPE values determine the open loop gain of the system, changes to COSC require corresponding changes to CSLOPE in order to maintain a constant gain ratio. The recommended ratio of COSC to CSLOPE is 1.5:1

Temperature Sensor

An internal temperature sensor continuously monitors die temperature. In the event that die temperature exceeds the thermal trip-point, the OT pin will output a logic 0. The upper and lower trip points are set to 135°C and 100°C respectively. To enable thermal shutdown this pin should be tied directly to OUTEN. Use of this feature is recommended during normal operation.

Power Good and Power On Reset

During power up the output regulator will be disabled until VIN reaches 4.0V. Approximately 500mV of hysteresis is present to eliminate noise induced oscillations.

Under-voltage and over-voltage conditions on the regulator output are detected through an internal window comparator. A logic 1 on the PWRGD output indicates that regulated output voltage is within ±10% of the nominally programmed output voltage. Although small, the typical values of the PWRGD threshold will vary with changes to external feedback (and resultant loop gain) of the system. This dependence is shown in the typical performance curves.

Thermal Management

The EL7558B utilizes HSOP packaging technology in conjunction with the system board layout to achieve a lower thermal resistance than typically found in standard 28 lead SOIC packages. By attaching the die directly to an exposed metal slug embedded within the package body, thermal energy flows through a thermally conductive path (metal) instead of thermally resistive plastic. After conducting heat from the die to the PCB, heat transfer occurs by convection. If a significant amount of metal on the PCB is connected to the exposed heat slug, a junction-to-ambient resistance of 31°C/W can be achieved compared to 100°C/W found in standard packages. It can be readily seen that the thermal resistance approaches an asymptotic value of approximately 31°C/W. Additional information can be found in Application Note #8 (Measuring the Thermal Resistance of Power Surface-Mount Packages), and Application Note #13 (EL75XX Thermal Design Considerations).

If the thermal shutdown pin is connected to OUTEN the IC will enter thermal shutdown when the maximum junction temperature is reached. For a thermal shutdown of 135°C and power dissipation of 2.2W the ambient temperature is limited to a maximum value of 67°C (typical). The ambient temperature range can be extended with the application of air flow. For example, the addition of 100LFM reduces the thermal resistance by approximately 15% and can extend the operating ambient to 77°C (typical). Since the thermal performance of the IC is heavily dependent on the board layout, the system designer should exercise care during the design phase to ensure that the IC will operate under the worst-case environmental conditions.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com