



# 10 Base-T Multiport Module with Enhanced Common Mode Attenuation

## EPE6117G

The circuit below is a guideline for interconnecting PCA's EPE6117G with AMD integrated repeater chips as a reference controller. Further details of system design, such as chip pin-out, etc. can be obtained from the specific chip manufacturer.

Typical insertion loss of the isolation transformer/filter is 0.7dB. This parameter covers the entire spectrum of the encoded signals in 10 Base-T protocols. However, the predistortion resistor network introduces some loss which has to be taken into account in determining how well your design meets the Standard Template requirements. Users are encouraged to verify that the resistor network suits their needs with the chip manufacturer before choosing their particular set of values. The Thevenin's effective termination is  $2(61.9//422)//200$  or approx. 100 . So, return loss is measured in bench by shorting all inputs on the xmit channel.

Note that some systems have auto polarity detection and some do not. If not, be certain to follow the proper polarity.


It is recommended that system designers ground the chip side center taps via a low voltage capacitor. Taking the cable side center taps to chassis via capacitors, is not recommended, as this will add cost without containing EMI. This may worsen EMI, specifically if the primary "common mode termination" is pulled to ground as shown.

The phantom resistors shown around the RJ45 connector have been known to suppress unwanted radiation that unused wires pick up from the immediate environment. Their placement and use are to be considered carefully before a design is finalized.

It is recommended that there be a neat separation of ground planes in the layout. It is generally accepted practice to limit the plane off at least 0.08 inches away from the chip side pins of EPE6117G. There need not be any ground plane beyond this point.

For best results, PCB designer should design the outgoing traces preferably to be 50 , balanced and well coupled to achieve minimum radiation from these traces.

### Typical Application Circuit for UTP (Only one port shown)



Notes : \* Pin-outs shown are for multiport, DCE configurations : e.g. Hubs, Repeaters