Edge4707 Quad Channel Per-Pin Precision Measurement Unit

HIGH-PERFORMANCE PRODUCTS - ATE

TARGET

Description

The Edge4707 is a precision measurement unit designed for automatic test equipment and instrumentation. Manufactured in a wide voltage CMOS process, it is a monolithic solution for a quad channel per pin PMU.

Each channel of the Edge4707 features a PMU that can force or measure voltage over a 15V I/O range, and supports 4 current ranges: $2 \mu A$, $200 \mu A$, $20 \mu A$, and $2 \mu A$.

Each channel of the Edge4707 features an on-board window comparator that provides two bits of information: DUT too high and DUT too low. There is also a monitor function which provides a real time analog signal proportional to either the measured voltage or current.

The Edge4707 is designed to be a low power, low cost, small footprint solution to allow high pin count testers to support a PMU per pin.

In addition, two independent switches per channel (for a central PMU force and sense) plus two wide voltage analog muxes per channel are included.


Applications

- Automated Test Equipment
 - Memory Testers
 - VLSI Testers
 - Mixed Signal Tester

Features

- FV / MI Capability
- FI / MV Capability
- FV / MV Capability
- FI / MI Capability
- 4 Current Ranges (2 μA, 20 μA, 200 μA, 2mA)
- –2V to +13V Output Range (Zero Current)
- OV to 11V Output Range (Full Scale Current)
- FV Linearity to ± .025% FSR
- Central PMU Switches
- Per Pin Super Voltage Switches

Functional Block Diagram





TARGET

PIN Description

Pin Name	Pin #	Description
VINP[0:3]	C2, F5, H3, L2	Analog voltage input which forces the output voltage (FV/MI mode) (one per channel).
IVIN[0:3]	C1, F2, H4, J5	Analog voltage input which forces the output current (FI/MV mode) (one per channel).
FORCE[0:3]	C14, F12, H13, L12	Analog output pin which forces current or voltage.
SENSE[0:3]	C13, G10, H14, K11	Analog input pin which senses voltage.
FV/FI*[0:3]	D10, B8, A6, E6	TTL compatible input which determines whether the PMU is forcing voltage or forcing current.
MI/MV*[0:3]	B10, A8, C6, D5	TTL compatible input which determines whether the PMU is measuring current or measuring voltage.
RS0[0:3] RS1[0:3]	B11, A9, C7, C5 A12, C10, D8, A5	TTL compatible current range select inputs.
IVMIN[0:3] IVMAX[0:3]	G5, E1, H2, K3 C3, E3, H1, L1	Analog input voltages which establish the lower and upper threshold level for the measurement comparator.
DUTLTH[0:3] DUTGTL[0:3]	P11, N9, N7, N5 N11, P9, P7, P5	Digital comparator output that indicates the DUT measurement is less than the upper threshold and greater than the lower threshold.
DISABLE[0:3]	A11, C9, D7, A4	TTL compatible input which places the IVMON outputs in high impedance.
E_SNSEL[0:3]	D11, E9, B7, B5	TTL switch select for the external SENSE switch for Channels 0–3.
E_SN_IN	L4	Analog output for external SENSE.
E_FC_IN	K5	Analog input for external FORCE signal.
E_FCSEL[0:3]	E10, B9, A7, D6	TTL switch select for the external FORCE switch for Channels 0-3.
I_FCSEL[0:3]	C11, D9, B6, B4	TTL switch select for internal FORCE switch for Channels 0–3.
RA[0:3], RB[0:3] RC[0:3], RD[0:3]	D13, G11, J14, K10 D14, G12, J13, L11 E12, G14, J10, M14 F11, G13, K12, M13	External resistor input corresponding to Ranges A through D.
RES_IN[0:3]	F10, F13, J12, L13	External resistor input. One side of the external resistors connect to RA[0:3], RB[0:3], RC[0:3], RD[0:3]. The other side of all resistors connect to RES_IN.



TARGET

PIN Description (continued)

Pin Name	Pin #	Description
IVMON[0:3]	B1, E2, G4, J4	Analog voltage output that provides a real time monitor of either the measured voltage or measured current level.
COMP1[0:3] COMP2[0:3]	D4, F1, J2, K4 E5, F3, J1, M1	Internal compensation pins that require an external capacitor connected between the two pins.
COMP3[0:3]	D2, F4, J3, M2	Internal compensation pin that requires an external capacitor connected between the pin and ground.
COMP4[0:3]	D1, G2, H5, L3	Internal compensation pin that requires an external capacitor connected between the pin and the RES_IN pin.
Analog MUX Switches		
V _{IH[0:3]}	K9, M9, M7, M5	Driver High input.
VIHH[0:3]	L10, K8, L7, K6	Super voltage input High.
V _{IL} [0:3]	L9, M8, M6, M4	Driver Low input.
V _{ILH[O:3]}	M10, L8, L6, L5	Super voltage input Low.
SVSEL[0:3]	A10, C8, E7, A3	Select for MUX.
DVH[0:3]	P10, N8, N6, N4	Output High.
DVL[0:3]	N10, P8, P6, P4	Output Low.
Power Pins		
VCC[1:4]	A1, D12, E4, E14, G3, H12, K2, K13	Positive analog power supply.
VDD	P3	Positive digital supply.
VEE[1:4]	D3, E13, G1, H11, K1, K14, M12, N1	Negative analog power supply.
GND[1:4]	E11, F14, J11, L14	Ground.



TARGET

PIN Description (continued)

Bottom View



12 mm X 12 mm 180 FLEXBGA

Р	P1 O	P2 O	P3 O	P4 O	P5 O	P6 O	P7 O	P8 O	P9 O	P10	P11 O	P12	P13	P14
	N1	N2	VDD N3	DVL3 N4	DUTGTL3 N5	DVL2 N6	DUTGTL2 N7	DVL1 N8	DUTGTL1 N9	DVH0 N10	DUTLTHO N11	N12	N13	N14
N	O VEE4	0	0	O DVH3	O DUTLTH3	O DVH2	O DUTLTH2	O DVH1	O DUTLTH1	O DVLO	DUTGTLO	0	0	0
М	M1 O	M2 O	M3	M4 O	M5	M6	M7	M8	M9	M10	M11	M12	M13	M14
	COMP2_3	COMP3_3 L2	L3	VIL3	VIH3	VIL2 L6	VIH2	VIL1 L8	VIH1	VILHO L10	L11	VEE4	RD3	RC3
L	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	IVMAX3 K1	VINP3	COMP4_3	E_SN_IN K4	VILH3 K5	VILH2 K6	VIHH2 K7	VILH1 K8	VILO K9	VIHHO K10	RB3 K11	FORCE3	RESIN3	GND4 K14
Κ	O VEE3	O VCC4	O IVMIN3	O COMP1_3	O E_FC_IN	O VIHH3	0	O VIHH1	O VIHO	O RA3	O SENSE3	O RD2	O VCC4	O VEE3
	J1 _	J2	J3	J4	J5	J6	J7	J8	J9	J10	J11	J12	J13	J14
J	COMP2_2	COMP1_2	COMP3_2	IVMON3	O IVIN3					RC2	GND3	RESIN2	RB2	RA2
	H1	H2	H3	H4	H5	A1 Ba	H7 II Pad Co	orner Inc	licator	H10	H11	H12	H13	H14
Н	O IVMAX2	O IVMIN2	VINP2	O IVIN2	COMP4_2		(No Solo	der Ball)		0	VEE2	VCC3	O FORCE2	SENSE2
G	G1 O	G2 O	G3	G4	G5	G6	G7			G10	G11	G12	G13	G14
G	VEE2	COMP4_1	VCC3	IVMON2	IVMINO					SENSE1	RA1	RB1	RD1	RC1
F	F1 O	F2 O	F3 O	F4 O	F5 O	F6				F10	F11	F12	F13	F14
'	COMP1_1	IVIN1	COMP2_1	COMP3_1	VINP1					RESINO	RD0	FORCE1	RESIN1	GND2
Е	E1 O	E2 O	E3 O	E4 O	E5 O	E6 O	E7	E8 O	E9 O	E10	E11	E12	E13	E14
_	IVMIN1	IVMON1	IVMAX1	VCC2	COMP2_0	FV/FI*3	SVSEL2		E_SNSEL1	E_FCSELO	GND1	RCO	VEE1	VCC2
D	D1 O	D2 O	D3 O	D4 O	D5 O	D6 O	D7	D8	D9 O	D10	D11	D12	D13	D14
	COMP4_0	COMP3_0	VEE1	COMP1_0	MI/MV*3	E_FCSEL3	DISABLE2	RS1_2	I_FCSEL1	FV/FI*0	E_SNSELO	VCC1	RAO	RB0
С	C1 O	0	ြိ ဝ	O4	ြီ ဝ	ဳဝ	"O	°O	° O	C10	0	0	C13	C14
	IVINO	VINPO B2	IVMAX0	B4	RS0_3	MI/MV*2	RS0_2 B7	SVSEL1 B8	DISABLE1	RS1_1 B10	I_FCSEL0 B11	B12	SENSE0 B13	FORCEO B14
В	B1 O	0	ြီ	0	0	ြီဝ	O	ဳဝ	D 0	0	O	0	0	0
	IVMONO A1	A2	A3	I_FCSEL3	E_SNSEL3 A5	I_FCSEL2	E_SNSEL2	FV/FI*1	E_FCSEL1	MI/MV*0	RSO_0 A11	A12	A13	A14
Α	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	VCC1		SVSEL3	DISABLE3	RS1_3	FV/FI*2	E_FCSEL2	MI/MV*1	RS0_1	SVSEL0	DISABLEO	RS1_0	10	
	1	2	3	4	5	6	7	8	9	10	11	12	13	14



TARGET

PIN Description (continued)

A1 Ball Pad Indicator



Top View

12 mm X 12 mm 180 FLEXBGA

	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14
Α	VCC1	0	SVSEL3	DISABLE3	O RS1 3	FV/FI*2	E FCSEL2	MI/MV*1	RS0 1	SVSELO	DISABLEO	RS1 0		O
	B1 _	B2	В3	B4	B5	B6	B7	B8	B9 _	B10	B11	B12	B13	B14
В	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	IVMONO C1	C2	C3	I_FCSEL3	E_SNSEL3	I_FCSEL2 C6	E_SNSEL2	FV/FI*1 C8	E_FCSEL1	MI/MV*0	RS0_0 C11	C12	C13	C14
С	Ö	0	0	0	0	0	0	0	0	Ö	0	0	0	0
	IVINO	VINPO	IVMAXO		RS0_3	MI/MV*2	RS0_2	SVSEL1	DISABLE1	RS1_1	I_FCSEL0		SENSE0	FORCEO
	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14
D	COMP4 0	COMP3 0	VEE1	COMP1 0	MI/MV*3	E FCSEL3	O DISABLE2	O	I FCSEL1	FV/FI*0	E SNSELO	VCC1	RAO	RBO
	E1	E2	E3	E4	E5	E_FCSEL3	E7	E8	E9	E10	E_SNSELU E11	E12	E13	E14
Ε	O IVMIN1	O IVMON1	O IVMAX1	O VCC2	O COMP2_0	O FV/FI*3	O SVSEL2	0	O E_SNSEL1	O E_FCSELO	O GND1	RCO	O VEE1	O VCC2
	F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	F12	F13	F14
F	O COMP1_1	O IVIN1	COMP2_1	COMP3_1	O VINP1					O RESINO	RDO	O FORCE1	O RESIN1	O GND2
	G1	G2	G3	G4	G5	G6 \	G7			G10	G11	G12	G13	G14
G	O VEE2	COMP4_1	VCC3	O IVMON2	IVMINO					SENSE1	RA1	RB1	RD1	RC1
	H1	H2	H3	H4	H5	H6	H7			H10	H11	H12	H13	H14
	\sim	_				11 D	11 0							
Н	O IVMAX2	O IVMIN2	O VINP2	O IVIN2	O COMP4_2		ll Pad Co (No Solo	ler Ball)		0	O VEE2	O VCC3	O FORCE2	O SENSE2
	J1	J2	VINP2	IVIN2	COMP4_2					J10_	VEE2	VCC3	FORCE2	SENSE2
H	IVMAX2	IVMIN2	VINP2	IVIN2	COMP4_2		(No Solo	ler Ball)			VEE2	VCC3	FORCE2	SENSE2
J	J1 O COMP2_2	IVMIN2 J2 COMP1_2 K2	VINP2 J3 COMP3_2 K3	IVIN2 J4 O IVMON3 K4	COMP4_2 J5 O IVIN3 K5	J6 K6 _	(No Solo	ler Ball)	J9	J10 RC2 K10	VEE2 J11 GND3 K11	VCC3 J12 O RESIN2 K12	FORCE2 J13 O RB2 K13	SENSE2 J14 O RA2 K14
	IVMAX2 J1 COMP2_2 K1 O	IVMIN2 J2 COMP1_2 K2 O	VINP2 J3 COMP3_2 K3 O	IVIN2 J4 O IVMON3 K4 O	COMP4_2 J5 O IVIN3 K5 O	л ₆	(No Solo	ler Ball)	J9 К 9 О	J10 O RC2 K10	VEE2 J11 O GND3 K11 O	VCC3 J12 O RESIN2 K12 O	FORCE2 J13 O RB2 K13 O	SENSE2 J14 O RA2 K14 O
J	IVMAX2 J1 COMP2_2 K1 VEE3	IVMIN2 J2 COMP1_2 K2 VCC4	VINP2 J3 COMP3_2 K3 IVMIN3	J4 O IVMON3 K4 O COMP1_3	J5 O IVIN3 K5 O E_FC_IN		(No Solo	ler Ball) K8 O VIHH1	VIH0	J10 RC2 K10 RA3	VEE2 J11 O GND3 K11 O SENSE3	VCC3 J12 O RESIN2 K12 O RD2	FORCE2 J13 O RB2 K13 VCC4	SENSE2 J14 O RA2 K14 O VEE3
J	IVMAX2 J1 COMP2_2 K1 O	IVMIN2 J2 COMP1_2 K2 O	VINP2 J3 COMP3_2 K3 O	IVIN2 J4 O IVMON3 K4 O	COMP4_2 J5 O IVIN3 K5 O	л ₆	(No Solo	ler Ball)	J9 К 9 О	J10 O RC2 K10	VEE2 J11 O GND3 K11 O	VCC3 J12 O RESIN2 K12 O	FORCE2 J13 O RB2 K13 O	SENSE2 J14 O RA2 K14 O
J	IVMAX2 J1 COMP2_2 K1 VEE3 L1	IVMIN2 J2 COMP1_2 K2 VCC4 L2	VINP2 J3 COMP3_2 K3 IVMIN3 L3	IVIN2 J4 O IVMON3 K4 O COMP1_3 L4	COMP4_2 J5 O IVIN3 K5 O E_FC_IN	K6 O VIHH3	(No Solo	Ier Ball) K8 O VIHH1 L8	K9 O VIHO	J10 O RC2 K10 O RA3 L10	VEE2 J11 O GND3 K11 O SENSE3 L11	VCC3 J12 O RESIN2 K12 O RD2 L12	FORCE2 J13 O RB2 K13 O VCC4	SENSE2 J14 O RA2 K14 O VEE3 L14
J K L	IVMAX2 J1 COMP2_2 K1 VEE3 L1 IVMAX3	IVMIN2 J2 COMP1_2 K2 VCC4 L2 VINP3	VINP2 J3 COMP3_2 K3 IVMIN3 L3 COMP4_3 M3	IVIN2 J4 O IVMON3 K4 O COMP1_3 L4 O E_SN_IN M4	COMP4_2 J5 O IVIN3 K5 O E_FC_IN L5 O VILH3 M5	K6 O VIHH3 L6 O VILH2 M6 _	(No Solo	K8 O VIHH1 L8 VILH1 M8_	K9 O VIHO L9 O VILO M9	J10 O RC2 K10 O RA3 L10 VIHHO	VEE2 J11 O GND3 K11 O SENSE3 L11 C RB3 M11	VCC3 J12 O RESIN2 K12 O RD2 L12 FORCE3	FORCE2 J13 O RB2 K13 O VCC4 L13 O RESIN3	SENSE2 J14 O RA2 K14 O VEE3 L14 O GND4 M14_
J	IVMAX2 J1 O COMP2_2 K1 O VEE3 L1 O IVMAX3	IVMIN2 J2 COMP1_2 K2 VCC4 L2 VINP3	VINP2 J3 COMP3_2 K3 IVMIN3 L3 COMP4_3	IVIN2 J4 O IVMON3 K4 O COMP1_3 L4 O E_SN_IN	COMP4_2 J5 O IVIN3 K5 O E_FC_IN L5 O VILH3	K6	(No Solo	K8 O VIHH1 L8 O VILH1 M8 O	K9 O VIHO L9 O VILO	J10 O RC2 K10 O RA3 L10 O VIHHO	VEE2 J11 GND3 K11 O SENSE3 L11 O RB3	VCC3 J12 O RESIN2 K12 O RD2 L12 O FORCE3	FORCE2 J13 O RB2 K13 O VCC4 L13 O RESIN3	SENSE2 J14 O RA2 K14 O VEE3 L14 O GND4
J K L	IVMAX2 J1 COMP2_2 K1 VEE3 L1 IVMAX3	IVMIN2 J2 COMP1_2 K2 VCC4 L2 VINP3	VINP2 J3 COMP3_2 K3 IVMIN3 L3 COMP4_3 M3	IVIN2 J4 O IVMON3 K4 O COMP1_3 L4 O E_SN_IN M4	COMP4_2 J5 O IVIN3 K5 O E_FC_IN L5 O VILH3 M5	K6 O VIHH3 L6 O VILH2 M6 _	(No Solo	K8 O VIHH1 L8 VILH1 M8_	K9 O VIHO L9 O VILO M9	J10 O RC2 K10 O RA3 L10 VIHHO	VEE2 J11 O GND3 K11 O SENSE3 L11 C RB3 M11	VCC3 J12 O RESIN2 K12 O RD2 L12 FORCE3	FORCE2 J13 O RB2 K13 O VCC4 L13 O RESIN3	SENSE2 J14 O RA2 K14 O VEE3 L14 O GND4 M14_
J K L	IVMAX2 J1 COMP2_2 K1 VEE3 L1 IVMAX3 M1 COMP2_3	IVMIN2 J2 COMP1_2 K2 VCC4 L2 VINP3 M2 COMP3_3	VINP2 J3 COMP3_2 K3 O IVMIN3 L3 COMP4_3 M3 O	IVIN2 J4 O IVMON3 K4 O COMP1_3 L4 O E_SN_IN M4 O VIL3	COMP4_2 J5 O IVIN3 K5 O E_FC_IN L5 O VILH3 M5 O VIH3	K6 O VIHH3 L6 O VILH2 M6 O VIL2	(No Solo 17	K8 O VIHH1 L8 O VILH1 M8 O VIL1	K9 O VIHO L9 O VILO M9 O VIH1	J10	VEE2 J11 O GND3 K11 O SENSE3 L11 O RB3	VCC3 J12 O RESIN2 K12 O RD2 L12 FORCE3 M12 VEE4	FORCE2 J13 O RB2 K13 O VCC4 L13 O RESIN3 M13 O RD3	SENSE2 J14 O RA2 K14 O VEE3 L14 O GND4 M14 O RC3
J K L	IVMAX2 J1 O COMP2_2 K1 O VEE3 L1 O IVMAX3 M1 O COMP2_3 N1 O VEE4	IVMIN2 J2 O COMP1_2 K2 VCC4 L2 VINP3 M2 COMP3_3 N2 O	VINP2 J3 COMP3_2 K3 IVMIN3 L3 COMP4_3 M3 O N3 O	IVIN2 J4 O IVMON3 K4 O COMP1_3 L4 O E_SN_IN M4 O VIL3 N4 O DVH3	COMP4_2 J5 O IVIN3 K5 O E_FC_IN L5 O VILH3 M5 O VIH3 N5 O DUTLTH3	K6 O VIHH3 L6 O VILH2 M6 O VIL2 N6 O DVH2	K7 O VIHH2 N7 O DUTLTH2	K8 O VIHH1 L8 O VILH1 M8 O VIL1 N8 O DVH1	K9 O VIHO L9 O VILO M9 O VIH1 N9 O DUTLTH1	J10	VEE2 J11 O GND3 K11 O SENSE3 L11 O RB3 M11 O DUTGTLO	VCC3 J12 O RESIN2 K12 O RD2 L12 FORCE3 M12 VEE4 N12 O	FORCE2 J13 O RB2 K13 VCC4 L13 O RESIN3 M13 O RD3 N13	SENSE2 J14 O RA2 K14 O VEE3 L14 GND4 M14 O RC3 N14 O
J K L M	IVMAX2 J1 O COMP2_2 K1 O VEE3 L1 O IVMAX3 M1 O COMP2_3 N1 O VEE4 P1	IVMIN2 J2 O COMP1_2 K2 VCC4 L2 VINP3 M2 COMP3_3 N2 O P2	VINP2 J3 O COMP3_2 K3 O IVMIN3 L3 O COMP4_3 M3 O N3 O	IVIN2 J4 O IVMON3 K4 O COMP1_3 L4 O E_SN_IN M4 O VIL3 N4 O DVH3 P4	COMP4_2 J5 O IVIN3 K5 O E_FC_IN L5 O VILH3 M5 O UH3 N5 O DUTLTH3 P5	K6 VIHH3 L6 VILH2 M6 VIL2 N6 O DVH2 P6	(No Solo J7 K7 O VIHH2 M7 O VIH2 N7 O DUTLTH2 P7	K8 O VIHH1 L8 O VILH1 N8 O DVH1 P8	K9 O VIHO L9 O VILO M9 O VIH1 N9 O DUTLTH1 P9 _	J10 RC2 K10 RA3 L10 VIHHO M10 VILHO N10 DVLO P10	VEE2 J11 O GND3 K11 O SENSE3 L11 O RB3 M11 O DUTGTLO P11	VCC3 J12 O RESIN2 K12 O RD2 L12 FORCE3 M12 VEE4 N12 O P12	FORCE2 J13 O RB2 K13 VCC4 L13 O RESIN3 M13 O RD3 N13 O P13	SENSE2 J14 O RA2 K14 O VEE3 L14 GND4 M14 O RC3 N14 O P14
J K L	IVMAX2 J1 O COMP2_2 K1 O VEE3 L1 O IVMAX3 M1 O COMP2_3 N1 O VEE4	IVMIN2 J2 O COMP1_2 K2 VCC4 L2 VINP3 M2 COMP3_3 N2 O	VINP2 J3 COMP3_2 K3 IVMIN3 L3 COMP4_3 M3 O N3 O	IVIN2 J4 O IVMON3 K4 O COMP1_3 L4 O E_SN_IN M4 O VIL3 N4 O DVH3	COMP4_2 J5 O IVIN3 K5 O E_FC_IN L5 O VILH3 M5 O VIH3 N5 O DUTLTH3	K6 O VIHH3 L6 O VILH2 M6 O VIL2 N6 O DVH2	K7 O VIHH2 N7 O DUTLTH2	K8 O VIHH1 L8 O VILH1 M8 O VIL1 N8 O DVH1	K9 O VIHO L9 O VILO M9 O VIH1 N9 O DUTLTH1	J10	VEE2 J11 O GND3 K11 O SENSE3 L11 O RB3 M11 O DUTGTLO	VCC3 J12 O RESIN2 K12 O RD2 L12 FORCE3 M12 VEE4 N12 O	FORCE2 J13 O RB2 K13 VCC4 L13 O RESIN3 M13 O RD3 N13	SENSE2 J14 O RA2 K14 O VEE3 L14 GND4 M14 O RC3 N14 O

TARGET

Circuit Description

Circuit Overview

The Edge4707 is a quad channel parametric test and measurement unit that can :

- Force Voltage / Measure Current
- Force Current / Measure Voltage
- Force Voltage / Measure Voltage
- Force Current / Measure Current


Each PMU channel can force or measure voltage over a 15V range and force or measure current over four distinct ranges:

- ± 2 μA
- \pm 20 μ A
- \pm 200 μ A
- ± 2 mA.

An on-board window comparator provides two bit output range classification. Also, a monitor passes a real time analog voltage which tracks either the measured current or voltage.

PPMU Functionality

The trapezoid in Figure 1 describes the current-voltage functionality of the PMU with VCC = 15.5V and VEE = -4.5V, in Range D.



NOTE: Negative current implies current is flowing into the 4707 from DUT.

Figure 1. PMU Functionality

Control Inputs

FV/FI* is a TTL compatible input which determines whether the PMU forces voltage or current, and MI/MV* is a TTL compatible input which determines whether the PMU measures current or voltage. FV/FI* and MI/MV* are independent for each PMU. Table 1 describes the modes of operation controlled by these pins.

FV / FI*	MI/MV*	Mode of Operation
0	0	Force Current, Measure Voltage
0	1	Force Current, Measure Current
1	0	Force Voltage, Measure Voltage
1	1	Force Voltage, Measure Current

Table 1.

RSO and RS1 are TTL compatible inputs to an internal analog mux which selects an external resistor corresponding to a desired current range. The truth table for RSO to RS1, along with the associated external resistor values and current ranges, is shown in Table 2. RSO and RS1 are independent for each channel of the 4707.

RS1	RS0	Range	Current Range	"Nominal" Ext. R
0	0	А	± 2 µA	$RA = 1M\Omega$
0	1	В	± 20 µA	$RB = 100K\Omega$
1	0	С	± 200 µA	$RC = 10K\Omega$
1	1	D	± 2 mA	$RD = 1K\Omega$

Table 2.

FORCE/SENSE

FORCE is an analog output which either forces a current or forces a voltage, depending on which operating mode is selected.

SENSE is a high impedance analog input which measures the DUT voltage input in the MV operating mode.

FORCE and SENSE are brought out to separate pins to allow remote sensing.

TARGET

Circuit Description (continued)

IVMON

IVMON is a real time analog voltage output which tracks the sensed parameter.

In the MV mode, the output voltage displayed at IVMON is a 1:1 mapping of the SENSE voltage. In the MI mode, IVMON follows the equation:

$$IVMON = I(measured) * REXT$$

Using nominal values for the external resistors (RA, RB, RC, and RD), a voltage at IVMON of +2V corresponds to Imax and -2V corresponds to Imin of the selected current range.

The IVMON pin can also be placed into a high impedance state by using the DISABLE input (see Table 3).

Disable	MI / MV*	Sensed Parameter
1	Х	High Impedance
0	0	Measured Voltage
0	1	Measured Current

Table 3.

Force Voltage Mode

In the FV mode (FV/FI * = 1), VINP is a high impedance analog voltage input that maps directly to the voltage forced at the FORCE pin.

Measure Current Mode

In the MI mode (MI/MV * = 1), a current monitor is connected in series with the PMU forcing amplifier. This monitor generates a voltage that is proportional to the current passing through it, and is brought out to IVMON. This voltage (corresponding to the measured current) is also tested by the on-board window comparator.

Force Current Mode (see page 15)

In the FI mode ($FV/FI^* = 0$), IVIN is a high impedance analog voltage input that is converted into a current at the FORCE pin using the following relationship:

Forced Current = IVIN / REXT

(Positive current is defined as current flowing out of the FORCE pin.) The IVIN input voltage range and forced current (at FORCE) can be seen in Table 4.

IVIN	Corresponding Forced Current
+2V	lmax (full scale)
OV	0
-2V	lmin (full scale)

Table 4.

Measure Voltage Mode

In the MV mode (MI/MV * = 0), DUT voltage is measured via the SENSE input pin. Note that EXT_SENSE_SEL = 0 when the Edge4707 SENSE is used. This measured voltage is also tested with the on-board window comparator.

Comparator

The Edge4707 features an on-board window comparator which provides two-bit measurement range classification. IVMAX and IVMIN are high impedance analog inputs that establish the upper and lower thresholds for the window comparator.

In the MI mode, an I/V MAX input of +2V will set the upper threshold of the window comparator to a voltage corresponding to +FSC (full-scale current), and an I/V MIN input of -2V will set the lower threshold to a voltage corresponding to -FSC (positive current is defined as current flowing out of the PMU).

DUTGTL the DUTLTH are LVTTL compatible outputs which indicate the range of the measured parameter in relation to IVMIN and IVMAX. Comparator functionality is summarized in Table 5 for MI Mode and Table 6 for MV mode.

TARGET

Circuit Description (continued)

TEST CONDITION	DUT LTH	DUT GTL
IVMON > IVMAX IVMON < IVMAX	0 1	N/A
IVMON > IVMIN IVMON < IVMIN	N/A	1 0
IVMON < IVMAX and IVMON > IVMIN	1	1

Table 5. MI Comparator Truth Table

TEST CONDITION	DUT LTH	DUT GTL
SENSE > IVMAX SENSE < IVMAX	0 1	N/A
SENSE > IVMIN SENSE < IVMIN	N/A	1 0
SENSE < IVMAX and SENSE >IVMIN	1	1

Table 6. MV Comparator Truth Table

TARGET

Circuit Description (continued)




Figure 2. Edge4707 Functional Schematic

TARGET

Circuit Description (continued)

REXT Selection

The Edge 4707 is designed for the voltage drop across RA, RB, RC, and RD to be \leq 2V with the maximum current passing through them. However, these resistor values can be changed to support different applications.

Increasing the maximum current beyond the nominal range is not recommended. However, decreasing the maximum current is allowed by increasing the external resistor using the equation IMAX = 2V / REXT.

Switch Operation on Force and Sense Lines

Each channel of the Edge4707 features two switches connected to the FORCE output pin (External Force $=30\Omega$, Internal Force $=100\Omega$) and one $1K\Omega$ switch connected to the SENSE input pin. These switches are controlled by the TTL compatible inputs I_FCSEL, E_FCSEL, and E_SNSEL. Switch operation is described in Table 7.

Switch	Switch Select Name	Open/Close State on Switch
100Ω, to internal force circuitry	I_FCSEL	0 = Open 1 = Closed
30Ω, to external force circuitry	E_FCSEL	0 = Open 1 = Closed
1KΩ, to external sense circuitry	E_SNSEL	0 = Open 1 = Closed

Table 7.

These switches can be configured to route the Edge4707 for external forcing or sensing operations (see Figure 2). For external forcing operation, the switch controlled by I_FCSEL can be used to internally isolate the PMU from the FORCE output. This enables the user to connect the FORCE pin to an external device connected to the E_FC_IN pin using the switch controlled by the E_FC_SEL input. I_FCSEL and E_FCSEL functionality is described in Table 8.

I_FCSEL	E_FCSEL	FORCE
0	0	HiZ
1	1	Illegal Condition
1	0	VINP
0	1	E_FC_IN

Table 8.

For external sense operation, the switch controlled by E_SNSEL can be used to internally connect the SENSE input pin to the E_SN_IN output pin (see Figure 2). This allows the user to use the E_SN_IN pin for remote sensing.

Analog MUX

The Edge4707 has a separate analog mux section which is intended for 12V flash programming signal muxing with lower, more standard voltages. There are five inputs for this section, all of which are brought out to external pins (see Figure 3). The two outputs, DVH and DVL, connect to driver reference voltages of the Edge720 (or other pin electronics drivers).




Figure 3. Analog MUX Section
(Typically used to provide flash programming and standard voltages to driver pin electronic references.)

The truth table for SV-SEL is shown in Table 9.

SV_SEL	
0	DVH = VIH DVL = VIL
1	DVH = VIHH DVL = VILH (supervoltage)

Table 9. SV-SEL Truth Table



TARGET

Circuit Description (continued)

Short Circuit Protection

The Edge 4707 is designed to survive a direct short circuit to any legal voltage at the FORCE and SENSE pins, by virtue of a limited current, which results from the presence of an external current sense resistor (normally 1 K Ω to 1M Ω) in the FORCE path.


Transient Clamps

The Edge 4707 has on-board clamps to limit the voltage and current spikes that might result from either changing the current range or changing the operating mode.

TARGET

Application Information

Required External Components (Per Channel)



Actual decoupling capacitor values depend on the system environment.

TARGET


Application Information (continued)

Calibration

In order to attain a high degree of accuracy in a typical ATE application, offset and gain errors are accounted for through software calibration. When operating the Edge4707 in the Measure Current (MI) or Force Current (FI) modes, an additional source of error, common mode error, should be accounted for. Common mode error is a measure of how the common mode voltage, V_{CM} , at the input of the current sense amplifier affects the forced or measured current values (see Figure 4). Since this error is created by internal resistors in the current sense amplifier, it is very linear in nature.

Using the common mode error and common mode linearity specifications, one can see that with a small number of calibration steps (see Applications note E4707-A1), the effect of this error can be significantly reduced.





NOTE: In some cases, slope may be negative.

Figure 4. Graphical Representation of Common Mode Error

Maximum Input Voltage Range for FV Mode

In order to ensure that the full-scale output voltage range (FSV) can be achieved by the 4707, errors such as gain, linearity, and offset must be taken into account when determining the input voltage range required at VINP. The equations in Table 10 can be used to determine the input voltage range required at VINP to achieve full scale voltage (FSV) at the FORCE pin.

VINP (Worst Case)	FORCE
<u>FSV</u> Gain + V _{OS} + LInearity Error	+ FSV
<u>-FSV</u> Gain + Vos + Linearity Error	– FSV

Table 10.

Example: If it is desired to operate the 4707 with a FV range of –2V to 13V, the VINP input voltages in Table 11 may be required.

VINP	FORCE
13.3V	+13V
-2.13V	-2V

Table 11.

TARGET

Application Information (continued)

Maximum Input Voltage Range for FI Mode

In order to ensure that the full-scale output current range (FSC) can be achieved by the 4707, errors such as gain, linearity, common mode, and offset must be taken into account when determining the input voltage range required at IVIN. The equations in Table 12 can be used to determine the input voltage range required at IVIN to achieve full scale current (FSC) at the FORCE pin.

IVIN (Worst Case)	Corresponding Forced Current
2V Gain + Vos + Common Mode Error + Linearity Error	+ FSC
$\frac{-2V}{Gain}$ + V _{OS} + Common Mode Error + Linearity Error	- FSC

Table 12.


Example: To guarantee that the 4707 is capable of forcing \pm 2 mA with REXT = 1K Ω (Range D), the input voltages in Table 13 may be required.

IVIN	Corresponding Forced Current
2.15V	2 mA
-2.15V	– 2 mA


Table 13.

TARGET

Package Information




Top View




Bottom View


TARGET

Package Information (continued)



Side View





Detail A Detail B

NOTES:

- 1. All dimensions are in millimeters.
- 2. 'e' represents the basic solder ball grid pitch.
- 3. 'M' represents the basic solder ball matrix size, and symbol 'N' is the maximum allowable number of balls after depopulating.



'b' is measurable at the maximum solder ball diameter parallel to primary datum -C-.



Dimension 'ccc' is measured parallel to primary datum –C–.

Primary datum –C– and seating plane are defined by the spherical crowns of the solder balls.

- 7. Package surface shall be matte finish charmilles 24 to 27.
- 8. Package warp shall be 0.050 mm maximum.
- 9. Substrate material base is BT resin.
- 10. The overall package thickness 'A' already considers collapse balls.

Dimensional References						
REF.	MIN.	NOM.	MAX.			
А	1.30	1.45	1.55			
A1	0.30	0.40	0.45			
A2	0.65	0.70	0.75			
D	11.80	12.00	12.20			
D1		10.40 BSC.				
D2	11.80	12.00	12.20			
E	11.80	12.00	12.20			
E1	10.40 BSC.					
E2	11.80	12.00	12.20			
b	0.50	0.55	0.60			
С		0.35				
aaa			0.15			
bbb			0.20			
ccc			0.25			
е	0.725	0.80	0.875			
f	0.70	0.80	0.90			
М	14					
N	180					
•		·				



TARGET

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Units
Positive Analog Power Supply (relative to GND)	VCC	15.25	15.5	15.75	V
Negative Analog Power Supply (relative to GND)	VEE	-4.75	-4.5	-4.25	V
Total Analog Power Supply	VCC – VEE	19.5	20	20.5	V
Digital Power Supply (relative to GND)	VDD	3.15	3.3	3.45	V
Case Temperature	TC	25		65	°C
Thermal Resistance of Package (Junction to Case)	$ heta_{ extsf{JC}}$		4.1		°C/W

Absolute Maximum Ratings

Parameter	Symbol	Min	Тур	Max	Units
Positive Power Supply	VCC			20	V
Negative Power Supply	VEE	-10			V
Total Power Supply	VCC – VEE	0		21	V
Digital Power Supply	VDD	GND5		VCC	V
Digital Inputs		5		7.0	V
Analog Inputs		VEE – .5		VCC + .5	V
Analog MUX Breakdown Voltage	VI[H, L, HH, LH] – DV[L, H]			VCC – VEE	V
Current Capability of MUX	I _{MUX}	-4.8		4.8	mA
External Force and Sense Switch Breakdown Voltage	E_FC_IN - FORCE E_SN_IN - FORCE			VCC – VEE	V
Storage Temperature		-55		+125	°C
Junction Temperature		-65		+125	°C
Soldering Temperature				260	°C

Stresses above listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TARGET

DC Characteristics

Power Supplies

Parameter	Symbol	Min	Тур	Max	Units
Power Supply Consumption (Note 1) Positive Supply Negative Supply Digital Supply (Quiescent)	ICC IEE IDD			30 30 1	mA mA mA
Power Supply Rejection Ratio (Notes 2, 3) 1 MHz 500 kHz 100 kHz	PSRR		8.5 14.5 29		dB dB dB

Force Voltage

Parameter	Symbol	Min	Тур	Max	Units
Input Voltage Range @ VINP	VVINP	VEE + 2		VCC - 1.75	V
Input Bias Current	I _{VINP}	-1	0	1	μΑ
Output Forcing Voltage (positive full scale current through REXT)	VFORCE	VEE + 2.25		VCC - 4.25	V
Output Forcing Voltage (zero current through REXT) Output Forcing Voltage (negative full scale current through REXT)	VFORCE VFORCE	VEE + 2.25 VEE + 4.25		VCC - 2.25 VCC - 2.25	V V
Voltage Accuracy Offset Gain Linearity	Vos FV Gain FV INL	–100 .985 –0.025	±.01	100 1.015 +0.025	mV V/V %FSR
Temperature Dependence (Note 6) Temperature Coefficient of Offset Temperature Coefficient of Gain Temperature Coefficient of Linearity	ΔVos/ΔT ΔFVGain/ΔT ΔFV INL/ΔT		TBD TBD TBD		TBD TBD TBD

TARGET

DC Characteristics (continued)

Measure Current

Parameter	Symbol	Min	Тур	Max	Units
Current Measurement Range Range A Range B Range C Range D	IMEASURE	-2 -20 -200 -2		2 20 200 2	μΑ μΑ μΑ mA
Current Measurement Accuracy Measure Current Offset Gain Linearity (measured at IVMON) FORCE = VEE + 4.25 to VCC - 5.25V FORCE = VCC - 5.25 to VCC - 4.25V	Vos MI Gain MI INL	-150 .985 05 08	±.01	+150 1.015 .05 .08	mV % FSR % FSR
Common Mode Error	CM Error	-1.5		1.5	mV/V
Common Mode Linearity	∆CM Error	05		.05	%FSR
Temperature Dependence (Note 6) Temperature Coefficient of Offset Temperature Coefficient of Gain Temperature Coefficient of Linearity	ΔVos/ΔT ΔMI Gain/ΔT ΔMI INL/ΔT		TBD TBD TBD		TBD TBD TBD

Force Current

Parameter	Symbol	Min	Тур	Max	Units
Input Voltage Range @ IVIN	VIVIN	-2.25		2.25	V
Input Bias Current	IIVIN	-1	0	1	μΑ
Output Forcing Current Range A Range B Range C Range D	IFORCE	-2 -20 -200 -2		2 20 200 2	μΑ μΑ μΑ mA
Compliance Voltage Range Positive Full-Scale Current through REXT Zero Current through REXT Negative Full-Scale Current through REXT	VFORCE	VEE + 2.25 VEE + 2.25 VEE + 4.25		VCC - 4.25 VCC - 2.25 VCC - 2.25	V V V
Current Accuracy Offset Gain Linearity (measured at IVMON) FORCE = VEE + 4.25 to VCC - 5.25V FORCE = VCC - 5.25 to VCC - 4.25V	los FI Gain FI INL	-2.5 .985 05 08	±.01	2.5 1.015 .05 .08	% FSR % FSR % FSR
Common Mode Error (Note 4)	CM Error	-3		3	mV/V
Common Mode Linearity	∆CM Error	05		.05	%FSR
Temperature Dependence (Note 6) Temperature Coefficient of Offset Temperature Coefficient of Gain Temperature Coefficient of Linearity	ΔVos/ΔT ΔFI Gain/ΔT ΔFI INL/ΔT		TBD TBD TBD		TBD TBD TBD



TARGET

DC Characteristics (continued)

Measure Voltage

Parameter	Symbol	Min	Тур	Max	Units
Voltage Measurement Range	Vsense	VEE + 2.25		VCC - 2.25	V
Voltage Measurement Accuracy Measure Voltage Offset Gain Linearity	Vos MV Gain MV INL	–100 .985 –.025	±.01	100 1.015 .025	mV %FSR
Temperature Dependence (Note 6) Temperature Coefficient of Offset Temperature Coefficient of Gain Temperature Coefficient of Linearity	ΔVos/ΔT ΔMV Gain/ΔT ΔMV INL/ΔT		TBD TBD TBD		TBD TBD TBD

Digital Inputs (FV/FI*, MI/MV*, RSO, RS1, DISABLE, I_FCSEL, E_FCSEL, E_SNSEL, SV_SEL)

Parameter	Symbol	Min	Тур	Max	Units
Input Low Level	VIL			0.8	V
Input High Level	VIH	2.0			V
Input Bias Current @ OV to VDD	IIN	-1	0	1	μΑ

External Force & Sense Switches

Parameter	Symbol	Min	Тур	Max	Units
On-resistance – External Force Switches	R _{ON_FRC}		30	45	Ω
On-resistance – External Sense Switches	R _{ON_SNS}		1000	1200	Ω
HiZ (Switch Open) Leakage Current (Note 5) @ FORCE = -3 to +13V, FI Mode	ILEAK	-10		+10	nA
Leakage Current at External Force Switch Input (Switch Open)	ILEAK	-10		+10	nA
Usable Input Voltage Range	Vin	VEE		VCC	V
Capacitance of Force and Sense (Combined) (Notes 2, 5)	CFRC_SNS			14	pF
Maximum Current for E_FC_IN	IF_FC_IN	-25		25	mA
E_FC_IN Input Capacitance			TBD		pF



TARGET

DC Characteristics (continued)

Analog MUX

Parameter	Symbol	Min	Тур	Max	Units
Usable Input Voltage Range	Vin	VEE		VCC	V
On-resistance (Force) @ 500 µA	R _{ON_MUX}		600	1000	Ω
Leakage Current	ILEAK_MUX			200	nA

IVMON

Parameter	Symbol	Min	Тур	Max	Units
Leakage in DISABLED Mode @ IVMON = -2.2V to +13V	ILEAK_IVMON	-100		+100	nA
IVMON Output Impedance	R _{OUT}		500		Ω

Comparator

Parameter	Symbol	Min	Тур	Max	Units
IVMAX Voltage Range	IVMAX	VEE + 1.75		VCC – 1.75	V
IVMIN Voltage Range	IVMIN	VEE + 1.75		VCC – 1.75	V
Comparator Offset (IVMIN, IVMAX)	Vos	-100		+100	mV
Input Bias Current at IVMIN, IVMAX	Ibias	-1		+1	μΑ

Digital Outputs (DUTLTH, DUTGTL)

Parameter	Symbol	Min	Тур	Max	Units
Output Low Level @ I _{OL} = -200 μA	VOL			400	mV
Output High Level @ I _{OH} = 200 μA	VOH	2.4		VDD	V

Above DC Characteristic specifications are guaranteed over full Recommended Operating Condition ranges unless otherwise noted.

Note 1: Under no load conditions.

Note 2: Guaranteed by design and characterization. Not production tested.

Note 3: PSRR is tested from VCC/VEE supplies to FORCE and IVMON outputs. Characterized in FV/MI and FI/MV modes.

Note 4: The mV/V units shown are derived as follows: (Δoffset current * range resistance) / Δoutput force voltage.

Note 5: Test Conditions: E_FC_SEL = I_FC_SEL = 0; FV/FI* = 0, FORCE and SENSE tied together over full-scale voltage range.

Note 6: Temperature coefficients are valid over a 25 °C to 65 °C case temperature range unless otherwise noted.

TARGET

AC Characteristics

Force Voltage/Measure Current

Parameter	Symbol	Min	Тур	Max	Units
FORCE Output Voltage Settling Time (Notes 1, 2) To 0.1% of final value (CFORCE/SENSE = 100 pF) Range A Ranges B, C, D	tsettle			530 110	μs μs
Measured Current Settling Time (Notes 1, 4) To 0.1% of final value (CFORCE/SENSE = 100 pF) Range A Ranges B, C, D	t _{settle}			1.4 110	ms µs
To 2% of final value (CFORCE/SENSE = 150 pF) Ranges B, C, D	t _{settle}			110	μs
I/V Monitor (Note 3) DISABLE True to HiZ Propagation Delay DISABLE False to Active Propagation Delay	t _z t _{oe}			60 60	ns ns
Force Amp Saturation Recovery Time	t _{sat}		35	TBD	μs
Capacitive Loading Range for Stable Operation (FORCE)	CLOAD			4	nF

Force Current/Measure Voltage

Parameter	Symbol	Min	Тур	Max	Units
FORCE Output Current Settling Time (Notes 1, 6) (To 0.1% of final value) Range A Ranges B, C, D	[†] settle			2 250	ms µs
SENSE (Measure) Voltage Settling Time (Notes 1, 4) (To 0.1% of final value) Range A Ranges B, C, D	[†] settle			1.75 225	ms µs
I/V Monitor (Note 3) DISABLE True to HiZ Propagation Delay DISABLE False to Active Propagation Delay	t _z t _{oe}			60 60	ns ns
Force Amp Saturation Recovery Time	t _{sat}		35	TBD	μs
Capacitive Loading Range for Stable Operation (FORCE)	CLOAD			4	nF

TARGET

AC Characteristics (continued)

Analog MUX

Parameter	Symbol	Min	Тур	Max	Units
Switch Propagation Delay (Note 3)	tpd			60	ns

Comparator

Parameter	Symbol	Min	Тур	Max	Units
Propagation Delay	tpd			25	μs

AC Test Conditions (unless otherwise noted): COMP1 to COMP2 = 22 pF, COMP3 = 100 pF to Ground, COMP4 = 47 pF to RES_IN, Capacitive Load at FORCE/SENSE combined output = 150 pF to GND, Capacitive Load at IVMON = 2 nF to GND,


Note 1: Settling times are not production tested. Guaranteed by characterization.

Note 2: Measured from 2V step at VINP to FORCE output.

Note 3: Not production tested. Guaranteed by characterization.

Test Conditions for Characterization:

- 1. 15 pF load on output
- 2. input signal has 5 ns rise/fall time
- 3. tpd is defined as the difference between the time when the output changes 10% (of the total change) from the initial voltage level, and the time when the input crosses 1.5V (see timing diagram below).



Note 4: Measured from 2V step at VINP to IVMON output. Note 5: Measured from 2V step at IVIN to FORCE output. Note 6: Measured from 2V step at IVIN to IVMON output.



TARGET

Ordering Information

Model Number	Package
E4707BBG	180 Lead 12 mm x 12 mm FlexBGA
EVM4707BBG	Edge4707 Evaluation Module

Contact Information

Semtech Corporation High-Performance Division 10021 Willow Creek Rd., San Diego, CA 92131 Phone: (858)695-1808 FAX (858)695-2633



TARGET

Revision History

Current Revision Date: April 11, 2002 Previous Revision Date: April 5, 2002

Page#	Section Name	Description of Change
9	Functional Schematic	Update figure.
10	Switch Operation on Force and Sense Lines	Change 1st sentence to read: Each channel fo the Edge4707 features two switches connected to the FORCE output pin (External Force = 30Ω , Internal Force = 100Ω) Change Table 7: to 30Ω to External
23	AC Characteristic	AC Test Conditions note: Delete "Case Temperature = 25°C.
23	AC Char Notes	Note 3: Add timing diagram



TARGET

Revision History

Current Revision Date: April 5, 2002

Previous Revision Date: September 24, 2001

Rev. 2 Die Rev. B 9/24/01	Rev. 3 Die Rev. C 4/5/02	Description of Change
Page#	Page #	
all	all	Change status from "Preliminary" to "Target". This datasheets represents the transition from Die Revision B to Die Revision C.
1	1	Changed Switch Resistance In Block Diagram to Reflect Design Change
5	5	Changed "Edge" to "Semtech" on picture of device
8	8	Removed Block Diagram
8	9	Added Functional Schematic
9	10	Removed redundant phrase in "Switch Operation on Force and Sense Lines" (capacitance specification documents measurement conditions)
11	12	Eliminated pull-up resistors and changed compensation capacitor values on the required external components diagram.
16	17	Added Thermal Resistance of Package Spec. to "Recommended Operating Conditions"
16	17	Reduced maximum storage and junction temperatures in "Absolute Maximum Ratings"
17	18	Added temperature dependance specifications to FV section
17	19	Added current measurement range to MI section
17	19	Added temperature dependance specifications to MI section
18	19	Removed reference to P-supplies in IVIN input range. specified as absolute level in FI section
18	19	Added compliance voltage range specification
18	19	Relaxed FI CM Error limit in FI section
18	19	Added Temperature dependance specifications to FI section
18	20	Added voltage meausrement range to MV section
18	20	Added temperature dependence specifications to MV section
19	20	Changed External Force switch RDS(ON) specification to reflect design change in "External Force and Sense Switches" section
19	20	Changed FORCE/SENSE combined capacitance specification to reflect design change in "External Force and Sense Switches" section
19	20	Changed Maximum E_FC_IN range to reflect design change in "External Force and Sense Switches" section
19	20	Added E_FC_IN input capacitance specification in "External Force and Sense Switches" section
19	21	Added IVMON output impedance specification to "IVMON" section
20	21	Changed output high level current drive level capability to reflect design change.
21	22	Seperated ranges for settling times in FV/MI and FI/MV sections
21	22	IVMON disable propogation delay times were decreased to reflect design change in FV/MI and FI/MV sections
21	22	Force amp saturation recovery time specification was added in FV/MI and FI/MV sections
21	22	Capacitive loading range at FORCE was added for FV/MI and FI/MV sections
22	23	Analog MUX switch Tpd was reduced to reflect design change
22	23	AC test conditions were modified to reflect Agilent desired characterization conditions. 2%tsettle added for 150 pF load, 0.1% times for 100 pF load
22	23	Propagation delay definition was refined
23	24	Marketing Revision was incremented on Part Number