

# 10/100 Base-X Module for Quad-Port Applications

## **EPF8123S**




- Recommended for use with SEEQ 84220 •
- Designed for non-stacked RJ-45 connector
- Significantly improved Common Mode Attenuation
- Guaranteed to operate with 8 mA DC bias at 70°C
- Complies with or exceeds IEEE 802.3, 10 BT/100 BX Standards •


#### Electrical Parameters @ 25° C

<b>OCL</b> @ 70°C	Insertion Loss (dB Max.)				Return Loss (dB Min.)					Common Mode Rejection (dB Min.)						Crosstalk (dB Min.)			
100 KHz, 0.1 Vrms 8 mA DC Bias		I00 Hz		50 Hz	1-: MI	30 Hz	6 MI			00 Hz		100 Hz	20 MI		3( MI			00 Hz	1-100 MHz
Media Side	Xmit	Rcv	Xmit	Rcv	Xmit	Rcv	Xmit	Rcv	Xmit	Rcv	Xmit	Rcv	Xmit	Rcv	Xmit	Rcv	Xmit	Rcv	
350μΗ	-1	-1	-3	-3	-18	-18	-12	-12	-10	-10	-30	-20	-20	-15	-20	-10	-10		-30

• Isolation : 1500Vrms • Impedance :  $100\Omega$  • Rise Time : 3.0nS Max. •

#### **Schematic**





#### **Dimensions**

	(	(Inches)		(Millimeters)						
Dim.	Min.	Max.	Nom.	Min.	Max.	Nom.				
Α	1.110	1.130	1.120	28.19	28.70	28.45				
В	.470	.490	.480	11.94	12.45	12.19				
C	.250	.270	.260	6.35	6.86	6.60				
D			.950			24.13				
E	.010	.015	.0125	.254	.381	.317				
F			.050			1.27				
G	.590	.610	.600	14.99	15.49	15.24				
H	.016	.022	.019	.406	.559	.483				
	.008	.012	.010	.203	.305	.254				
J			.085			2.16				
K	0°	8°		0°	8°					
L	.025	.045	.035	.635	1.14	.889				
M			.030			.762				
N			.050			1.27				
Р			.090			2.29				
Q			.670			17.02				



## 10/100 Base-X Module for Quad-Port Applications

### **EPF8123S**

The circuit below is a guideline for interconnecting PCA's EPF8123S with SEEQ 84220 chip for 10/100 Mb/s applications. Further details can be obtained from the chip manufacturer application notes.

Typical insertion loss of the isolation transformer is 0.5dB. This parameter covers the entire spectrum of the encoded signals in 10/100 protocols. Under terminated conditions, to transmit a 2V pk-pk signal across the cable, you must adjust the chips supporting resistor to get at least 2.12V pk-pk across the transmit pins.


Primary side center taps can be returned to the chip side ground plane; but more often than not, if the ground plane is itself noisy, field experience has shown that it may worsen EMI situation. It is perhaps wiser to carefully lay the system borad so that substantial gain in EMI suppression is obtained from the so called "common mode termination" on the cable side as shown below. In any event, this configuration has been known to be quite successful in the field in EMI containment for similar applications.

The phantom resistors shown around the connector have been known to suppress unwanted radiation that unused wires pick up from the immediate environment. Their placement and use are to be considered carefully before a design is finalized.

It is recommended that there be a neat separation of ground planes in the layout. It is generally accepted practice to limit the plane off at least 0.05 inches away from the chip side pins of EPF8123S. There need not be any ground plane beyond this plane.

For best results, PCB designer should design the outgoing traces preferably to be 50  $\Omega$ , balanced and well coupled to achieve minimum radiation from these traces.

#### Typical Application Circuit for UTP (only one port shown)



PCA ELECTRONICS, INC. 16799 SCHOENBORN ST. NORTH HILLS, CA 91343 TEL: (818) 892-0761 FAX: (818) 894-5791 http://www.pca.com