1982 Zanker Road, San Jose, CA 95112 ph: 408-573-8878, FAX: 408-573-8877 www.nanoamp.com

# EM128P16 Family



### 128Kx16 bit Ultra-Low Power Asynchronous Static RAM

#### Overview

The EM128P16 is an integrated memory device containing a low power 2 Mbit Static Random Access Memory organized as 131,072 words by 16 bits. The device is fabricated using NanoAmp's advanced CMOS process and high-speed/ultra low-power/low-voltage circuit technology. The device pinout is compatible with other standard 128K x 16 SRAMs.

Designed for compatibility with the Intersil PRISM chipset.

#### **Features**

- Wide Voltage Range:
  - 2.7 to 3.6 Volts
- Extended Temperature Range: -40 to +85 °C
- Fast Cycle Time:

 $T_{ACC}$  < 35 ns @ 2.7V

- Very Low Operating Current:
  - I<sub>CC</sub> < 5 mA typical at 3.3V, 10 Mhz
- Very Low Standby Current:

 $I_{SB} = 1$  **M** typical @ 55 °C

• 44-Pin TSOP, 48-Pin BGA Available

### FIGURE 1: Pin Configurations

_						
	1	2	3	4	5	6
Α	LB	OE	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	NC
В	1/08	UB	A <sub>3</sub>	A <sub>4</sub>	CE	I/O <sub>0</sub>
С	I/O <sub>9</sub>	VO 10	A <sub>5</sub>	A <sub>6</sub>	I/O <sub>1</sub>	I/O <sub>2</sub>
D	V <sub>SS</sub>	VO 11	NC	A <sub>7</sub>	I/O <sub>3</sub>	Vcc
Е	Vcc	VO 12	NC	A 16	1/04	V <sub>SS</sub>
F	VO 14	VO 13	A 14	A <sub>15</sub>	I/O <sub>5</sub>	I/O <sub>6</sub>
G	VO <sub>15</sub>	NC	A 12	A <sub>13</sub>	WE	1/07
Н	NC	A <sub>8</sub>	A <sub>9</sub>	A 10	A 11	NC

48 Pin BGA (top) 6 x 8 mm

### **TABLE 1: Pin Descriptions**

Pin Name	Pin Function		
A <sub>0</sub> -A <sub>16</sub>	Address Inputs		
WE	Write Enable Input		
CE	Chip Enable Input		
ŌE	Output Enable Input		
LB	Lower Byte Enable Input		
UB	Upper Byte Enable Input		
I/O <sub>0</sub> -I/O <sub>15</sub>	Data Inputs/Outputs		
NC	Not Connected		
V <sub>CC</sub>	Power		
V <sub>SS</sub>	Ground		

FIGURE 2: Operating Envelope





FIGURE 3: Functional Block Diagram



**TABLE 2: Functional Description** 

CE	WE	ŌĒ	UB	LB	I/O <sub>0</sub> - I/O <sub>15</sub> <sup>1</sup>	MODE	POWER
Н	Х	Х	Х	Х	High Z	Standby <sup>2</sup>	Standby
Х	Х	Х	Н	Н	High Z	Active	Active
L	L	X <sup>3</sup>	L <sup>1</sup>	L <sup>1</sup>	Data In	Write <sup>3</sup>	Active -> Standby <sup>4</sup>
L	Н	L	L <sup>1</sup>	L <sup>1</sup>	Data Out	Read	Active -> Standby <sup>4</sup>
L	Н	Η	L <sup>1</sup>	L <sup>1</sup>	High Z	Active	Standby <sup>4</sup>

<sup>1.</sup> When  $\overline{\text{UB}}$  and  $\overline{\text{LB}}$  are in select mode (low), I/O<sub>0</sub> - I/O<sub>15</sub> are affected as shown. When  $\overline{\text{LB}}$  only is in the select mode only I/O<sub>0</sub> - IO<sub>7</sub> are affected as shown. When  $\overline{\text{UB}}$  is in the select mode only I/O<sub>8</sub> - I/O<sub>15</sub> are affected as shown.

**TABLE 3: Capacitance\*** 

Item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0V, f = 1 MHz, T <sub>A</sub> = 25°C		8	рF
I/O Capacitance	C <sub>I/O</sub>	V <sub>IN</sub> = 0V, f = 1 MHz, T <sub>A</sub> = 25°C		8	рF

Note: These parameters are verified in device characterization and are not 100% tested

<sup>2.</sup> When the device is in standby mode, control inputs (WE, OE, UB, and LB), address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally.

<sup>3.</sup> When  $\overline{\text{WE}}$  is invoked, the  $\overline{\text{OE}}$  input is internally disabled and has no effect on the circuit.

<sup>4.</sup> The device will consume active power in this mode whenever addresses are changed. Data inputs are internally isolated from any external influence.

TABLE 4: Absolute Maximum Ratings\*

Item	Symbol	Rating	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN,OUT</sub>	-0.3 to V <sub>CC</sub> +0.3	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-0.3 to 4.0	V
Power Dissipation	P <sub>D</sub>	500	mW
Storage Temperature	T <sub>STG</sub>	-40 to 125	°C
Operating Temperature	T <sub>A</sub>	-40 to +85	°C
Soldering Temperature and Time	T <sub>SOLDER</sub>	260 °C, 10sec(Lead only)	°C

<sup>\*</sup> Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**TABLE 5: Operating Characteristics (Over specified Temperature Range)** 

Item	Symbol	Test Conditions	Min	Тур	Max	Unit
Supply Voltage	V <sub>CC</sub>		2.7		3.6	V
Data Retention Voltage	$V_{DR}$	Chip Disabled (Note 3)	1.8			V
Input High Voltage	V <sub>IH</sub>		0.7V <sub>CC</sub>		V <sub>CC</sub> +0.5	V
Input Low Voltage	V <sub>IL</sub>		-0.5		0.3V <sub>CC</sub>	V
Output High Voltage	V <sub>OH</sub>	$I_{OH} = 0.2 \text{mA}$	V <sub>CC</sub> -0.3			V
Output Low Voltage	V <sub>OL</sub>	$I_{OL} = -0.2 \text{mA}$			0.3	V
Input Leakage Current	I <sub>LI</sub>	$V_{IN} = 0$ to $V_{CC}$			0.5	μΑ
Output Leakage Current	I <sub>LO</sub>	OE = V <sub>IH</sub> or Chip Disabled			0.5	μΑ
Read/Write Operating Supply Current (Note 1)	I <sub>CC1</sub>	$V_{IN} = V_{IH} \text{ or } V_{IL}$ Chip Enabled, IOL = 0			0.25fV	mA
Read/Write Quiescent Operating Supply Current (Note 2)	I <sub>CC3</sub>	$V_{IN} = V_{CC}$ or $0V$ Chip Enabled, $IOL = 0$ f = $0$ , $t_A = 85$ °C, $VCC = 3.6$ V			40	μΑ
Operating Standby Current (Note 2)	I <sub>SB1</sub>	$V_{IN} = V_{CC}$ or 0V Chip Disabled $t_A = 55^{\circ}$ C, VCC = 3.3V		1		μΑ
Maximum Standby Current (Note 2)	I <sub>SB2</sub>	$V_{IN} = V_{CC}$ or 0V Chip Disabled $t_A = 85^{\circ}$ C, VCC = 3.6V			40	μΑ
Maximum Data Retention Current (Note 2)	I <sub>DR</sub>	Vcc = 2.0V, $V_{IN} = V_{CC}$ or 0 Chip Disabled, $t_A = 85^{\circ}C$			10	μΑ

Operating current is a linear function of operating frequency and voltage. You may calculate operating current using the formula shown with operating frequency (f) expressed in MHz and operating voltage (V) in volts. Example: When operating at 10 MHz at 3.0 volts the device will draw a maximum active current of 0.2\*3\*10 = 6.0 mA. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.

<sup>2.</sup> This device assumes a standby mode if the chip is disabled (CE high or UB and LB high). It will also automatically go into a standby mode whenever all input signals are quiescent (not toggling) regardless of the state of CE, UB and LB. In order to achieve low standby current all inputs must be within 0.2 volts of either VCC or VSS.

<sup>3.</sup> The Chip is Disabled when  $\overline{\text{CE}}$  is high or when both  $\overline{\text{UB}}$  and  $\overline{\text{LB}}$  are high. The Chip is Enabled when  $\overline{\text{CE}}$  is low and  $\overline{\text{UB}}$  or  $\overline{\text{LB}}$  are low.


## **TABLE 6: Timing Test Conditions**

Item	
Input Pulse Level	0.1V <sub>CC</sub> to 0.9 V <sub>CC</sub>
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	0.5 V <sub>CC</sub>
Output Load	CL = 30pF
Operating Temperature	-40 to +85°C

### **TABLE 7: Read Cycle Timing**

ltom	Symbol	2.7 -	Unita	
ltem	Symbol	Min.	Max.	- Units
Read Cycle Time	t <sub>RC</sub>	35		ns
Address Access Time	t <sub>AA</sub>		35	ns
Chip Enable to Valid Output	t <sub>CO</sub>		35	ns
Output Enable to Valid Output	t <sub>OE</sub>		20	ns
Byte Select to Valid Output	t <sub>LB</sub> , t <sub>UB</sub>		35	ns
Read Address Setup	t <sub>ASR</sub>	-2		ns
Chip Enable to Low-Z output	t <sub>LZ</sub>	5		ns
Output Enable to Low-Z Output	t <sub>OLZ</sub>	3		ns
Byte Select to Low-Z Output	t <sub>LBZ</sub> , t <sub>UBZ</sub>	3		ns
Chip Disable to High-Z Output	t <sub>HZ</sub>		15	ns
Output Disable to High-Z Output	t <sub>OHZ</sub>		15	ns
Byte Select Disable to High-Z Output	t <sub>LBHZ</sub> , t <sub>UBHZ</sub>		15	ns
Output Hold from Address Change	t <sub>OH</sub>	5		ns

# FIGURE 4: Timing of Read Cycle (1) $(\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH})$






FIGURE 5: Timing Waveform of Read Cycle (2) ( $\overline{WE} = V_{IH}$ )

**TABLE 8: Write Cycle Timing** 

lian.	Symbol	2.7 - 3.6 V		Unito
Item	Symbol	Min.	Max.	Units
Write Cycle Time	t <sub>WC</sub>	35		ns
Chip Enable to End of Write	t <sub>CW</sub>	35		ns
Address Valid to End of Write	t <sub>AW</sub>	20		ns
Byte Select to End of Write	t <sub>LBW</sub> , t <sub>UBW</sub>	35		ns
Write Pulse Width	t <sub>WP</sub>	20		ns
Address Setup Time	t <sub>AS</sub>	0		ns
Byte Select Setup Time	t <sub>LBWS</sub> , t <sub>UBWS</sub>	0		ns
Write Recovery Time	t <sub>WR</sub>	0		ns
Write to High-Z Output	t <sub>WHZ</sub>		10	ns
Data to Write Time Overlap	t <sub>DW</sub>	20		ns
Data Hold from Write Time	t <sub>DH</sub>	0		
End Write to Low-Z Output	t <sub>OW</sub>	5		ns




FIGURE 7: Timing Waveform of Write Cycle (2) (CE Control)






FIGURE 8: 44-LEAD TSOP PACKAGE (T44)




#### Note:

- 1. ALL DIMENSIONS IN INCHES (MILLIMETERS)
- 2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH


FIGURE 9: BALL GRID ARRAY PACKAGING







SIDE VIEW



- 1. DIMENSION IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER. PARALLEL TO PRIMARY Z.
- 2. PRIMARY DATUM Z AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- 3. A1 BALL PAD CORNER I.D. TO BE MARKED BY INK.

**TABLE 9: Dimensions (mm)** 

D	Е	e = 0.75				BALL MATRIX	
	_	SD	SE	J	К	TYPE	
6	8	0.375	0.375	1.125	1.375	FULL	

### **TABLE 10: Ordering Information**

Part Number*	Package	Temperature Range	Voltage Range	Speed
EM128P16B	48 pin BGA	-40 to +85°C	2.7 to 3.6 V	35 ns
EM128P16T	44 pin TSOP	-40 to +85°C	2.7 to 3.6 V	35 ns

<sup>\*</sup> This part number must appear on your order.

### **TABLE 11: Revision History**

Revision #	Date	Change Description
01	June 2001	Initial Preliminary Release
02	August 2001	Modified cycle time, other minor edits
03	August 2001	Modified Figure 1 (BGA), Table 2, Table 5, Figure 6, Figure 8, Figure 9, voltage range, cycle time
04	Sept 2001	Added read address setup

© 2001 Nanoamp Solutions, Inc. All rights reserved. PRISM is a registered trademark of Intersil Americas, Inc.

NanoAmp Solutions, Inc. ("NanoAmp") reserves the right to change or modify the information contained in this datasheet and the products described therein, without prior notice. NanoAmp does not convey any license under its patent rights nor the rights of others. Charts, drawings and schedules contained in this datasheet are provided for illustration purposes only and they vary depending upon specific applications.

NanoAmp makes no warranty or guarantee regarding suitability of these products for any particular purpose, nor does NanoAmp assume any liability arising out of the application or use of any product or circuit described herein. NanoAmp does not authorize use of its products as critical components in any application in which the failure of the NanoAmp product may be expected to result in significant injury or death, including life support systems and critical medical instruments.