



1 M x 8 STATIC RAM CMOS, MODULE

FEATURES

- 1M x 8 bit CMOS Static RAM
 - Access Times 70 through 100ns
 - Data Retention Function (EDI8F81025LP)
 - TTL Compatible Inputs and Outputs
 - Fully Static, No Clocks
- High Density Packaging
 - 36 Pin DIP, No. 180
- Single +5V ($\pm 10\%$) Supply Operation

DESCRIPTION

The EDI8F81025C is an 8Mb CMOS Static RAM based on two 512Kx8 Static RAMs mounted on a multi-layered epoxy laminate (FR4) substrate.

A low power version with data retention (EDI8F81025LP) is also available.

All inputs and outputs are TTL compatible and operate from a single 5V supply.

Fully asynchronous, the EDI8F81025C requires no clocks or refreshing for operation.

FIG. 1


PIN CONFIGURATIONS AND BLOCK DIAGRAM

NC	1				36	VCC
A19	2				35	NC
A18	3				34	NC
A16	4				33	A15
A14	5				32	A17
A12	6				31	W
A7	7				30	A13
A6	8				29	A8
A5	9				28	A9
A4	10				27	A11
A3	11				26	G
A2	12				25	A10
A1	13				24	E
A0	14				23	DQ7
DQ0	15				22	DQ6
DQ1	16				21	DQ5
DQ2	17				20	DQ4
VSS	18				19	DQ3

8F81025C Pin Config

PIN NAMES

A0-A19	Address Inputs
$\overline{E}$	Chip Enable
W	Write Enable
$\overline{G}$	Output Enable
DQ0-DQ7	Common Data Input/Output
VCC	Power (+5V $\pm 10\%$)
VSS	Ground
NC	No Connection





ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to VSS	-0.5V to 7.0V
Operating Temperature TA (Ambient)	
Commercial	0°C to +70°C
Industrial	-40°C to +85°C
Storage Temperature	-55°C to +125°C
Power Dissipation	1 Watt
Output Current	20 mA

*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Parameter	Sym	Min	Typ	Max	Units
Supply Voltage	VCC	4.5	5.0	5.5	V
Supply Voltage	VSS	0	0	0	V
Input High Voltage	VIH	2.2	--	6.0	V
Input Low Voltage	VIL	-0.3	--	0.8	V

AC TEST CONDITIONS

Input Pulse Levels	VSS to 3.0V
Input Rise and Fall Times	5ns
Input and Output Timing Levels	1.5V
Output Load	1TTL, CL = 100pF

(Note: For TEHQZ, TGHQZ and TWLQZ, CL=5pF)

DC ELECTRICAL CHARACTERISTICS

Parameter	Sym	Conditions	Min	Typ*	Max	Units
Operating Power Supply Current	ICC1	W, E = VIL, I/O = 0mA, Min Cycle	--	100	140	mA
Standby (TTL) Power Supply Current	ICC2	E ≥ VIH, VIN ≤ VIL VIN ≥ VIH	--	25	55	mA
Full Standby Power Supply Current (CMOS)	ICC3	E ≥ VCC-0.2V VIN ≥ VCC-0.2V or VIN ≤ 0.2V	C LP	1.5 200	2 300	mA μA
Input Leakage Current	ILI	VIN = 0V to VCC	-10	--	10	μA
Output Leakage Current	ILO	V I/O = 0V to VCC	-10	--	10	μA
Output High Voltage	VOH	IOH = -1.0mA	2.4	--	--	V
Output Low Voltage	VOL	IOL = 2.1mA	--	--	0.4	V

*Typical: TA = 25°C, VCC = 5.0V

CAPACITANCE

(f=1.0MHz, VIN=VCC or VSS)

TRUTH TABLE

$\bar{G}$	$\bar{E}$	$\bar{W}$	Mode	Output	Power
X	H	X	Standby	High Z	ICC2, ICC3
H	L	H	Output Deselect	High Z	ICC1
L	L	H	Read	DOUT	ICC1
X	L	L	Write	DIN	ICC1

Parameter	Sym	Max	Unit
Address Lines	CI	30	pF
Data Lines	CD/Q	43	pF
Chip Enable Line	CC	10	pF
Write and Output Enable Lines	CW	32	pF

These parameters are sampled, not 100% tested.



AC CHARACTERISTICS READ CYCLE

Parameter	Symbol		70ns		85ns		100ns		Units
	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	
Read Cycle Time	TAVAV	TRC	70		85		100		ns
Address Access Time	TAVQV	TAA	70		85		100		ns
Chip Enable Access Time	TELQV	TACS	70		85		100		ns
Chip Enable to Output in Low Z (1)	TELQX	TCLZ	5		5		5		ns
Chip Disable to Output in High Z (1)	TEHQZ	TCHZ	30		35		40		ns
Output Hold from Address Change	TAVQX	TOH	5		5		5		ns
Output Enable to Output Valid	TGLQV	TOE	40		45		50		ns
Output Enable to Output in Low Z (1)	TGLQX	TOLZ	5		5		5		ns
Output Disable to Output in High Z(1)	TGHQZ	TOHZ	30		35		40		ns

Note 1: Parameter guaranteed, but not tested

FIG. 2

READ CYCLE 1 - $\bar{W}$ HIGH, $\bar{G}$, $\bar{E}$ LOW





FIG. 3

READ CYCLE 2 - $\bar{W}$ HIGH




AC CHARACTERISTICS WRITE CYCLE

Parameter	Symbol		70ns		85ns		100ns		Units
	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	
Write Cycle Time	TAVAV	TWC	70		85		100		ns
Chip Enable to End of Write	TELWH	TCW	65		70		80		ns
	TELEH	TCW	65		70		80		ns
Address Setup Time	TAVWL	TAS	0		0		0		ns
	TAVEL	TAS	0		0		0		ns
Address Valid to End of Write	TAVWH	TAW	65		70		80		ns
	TAVEH	TAW	65		70		80		ns
Write Pulse Width	TWLWH	TWP	65		70		80		ns
	TWLEH	TWP	65		70		80		ns
Write Recovery Time	TWHAX	TWR	5		5		5		ns
	TEHAX	TWR	5		5		5		ns
Data Hold Time	TWHDX	TDH	0		0		0		ns
	TEHDX	TDH	0		0		0		ns
Write to Output in High Z (1)	TWLQZ	TWHZ	0	30	0	35	0	40	ns
Data to Write Time	TDVWH	TDW	30		35		40		ns
	TDVEH	TDW	30		35		40		ns
Output Active from End of Write (1)	TWHQX	TWLZ	5		5		5		ns

Note 1: Parameter guaranteed, but not tested.



FIG. 4
WRITE CYCLE 1 - $\bar{W}$ CONTROLLED




FIG. 5

WRITE CYCLE 2 $\bar{E}$ CONTROLLED



DATA RETENTION CHARACTERISTICS

LP Version Only


Characteristic	Sym	Test Conditions	VDD	Min	Typ	Max	Unit
Data Retention Voltage	VDD	$\bar{E} \geq VDD - 0.2V$ $V_{IN} \geq VDD - 0.2V$ or $V_{IN} \leq 0.2V$				70°C	
Data Retention Quiescent Current	ICCDR		2V	2	–	–	V
			3V	–		100	130 μA
Chip Disable to Data Retention Time	TCDR(1)			0	–	–	ns
Operation Recovery Time	TR (1)			TAVAV*	–	–	ns

Note: Parameter guaranteed, but not tested

* Read Cycle Time

FIG. 6


DATA RETENTION - $\bar{E}$ CONTROLLED



**ORDERING INFORMATION**

Standard Power	Low Power with Data Retention	Speed (ns)	Package No.
EDI8F81025C70B6C	EDI8F81025LP70B6C	70	180
EDI8F81025C85B6C	EDI8F81025LP85B6C	85	180
EDI8F81025C100B6C	EDI8F81025LP100B6C	100	180

Note: To order an Industrial grade product substitute the letter C in the Suffix with the letter I,
eg. EDI8F81025C70B6C becomes EDI8F81025C70B6I.

PACKAGE DESCRIPTION**PACKAGE NO. 180: 36 PIN DUAL-IN-LINE PACKAGE**

ALL DIMENSIONS ARE IN INCHES